0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
TXB0104QRGYRQ1

TXB0104QRGYRQ1

  • 厂商:

    BURR-BROWN(德州仪器)

  • 封装:

    VQFN14_EP

  • 描述:

    IC VOLT-LEVEL TRANSLATOR 14-QFN

  • 数据手册
  • 价格&库存
TXB0104QRGYRQ1 数据手册
Product Folder Sample & Buy Technical Documents Support & Community Tools & Software TXB0104-Q1 SCES727A – JUNE 2008 – REVISED DECEMBER 2014 TXB0104-Q1 4-Bit Bidirectional Voltage-Level Translator with Automatic Direction Sensing and ±15-kV ESD Protection 1 Features 3 Description • • Voltage-level translators address the challenges posed by simultaneous use of different supply-voltage levels on the same circuit board. This 4-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes. VCCA should not exceed VCCB. 1 • • • • • • Qualified for Automotive Applications AEC-Q100 Qualified With the Following Results – Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature Range 1.2 V to 3.6 V on A Port and 1.65 V to 5.5 V on B Port (VCCA ≤ VCCB) VCC Isolation Feature – If Either VCC Input is at GND, All Outputs are in the High-Impedance State OE Input Circuit Referenced to VCCA Ioff Supports Partial-Power-Down Mode Operation Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II ESD Protection Exceeds JESD 22 – A port – ±2500-V Human-Body Model (A114-B) – ±1000-V Charged-Device Model (C101) – B port – ±15000-V Human-Body Model (A114-B) – ±1000-V Charged-Device Model (C101) 2 Applications • • • Automotive infotainment Advanced Driver Assistance System (ADAS) Telematics When the output-enable (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver. The TXB0104 is designed so that the OE input circuit is supplied by VCCA. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. Device Information(1) PART NUMBER TXB0104-Q1 PACKAGE BODY SIZE (NOM) TSSOP (14) 5.00 mm x 4.40 mm VQFN (14) 3.50 mm x 3.50 mm UQFN (12) 2.00 mm x 1.70 mm (1) For all available packages, see the orderable addendum at the end of the datasheet. Typical Application Block Diagram for TXB010X 1 An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA. TXB0104-Q1 SCES727A – JUNE 2008 – REVISED DECEMBER 2014 www.ti.com Table of Contents 1 2 3 4 5 6 Features .................................................................. Applications ........................................................... Description ............................................................. Revision History..................................................... Pin Configuration and Functions ......................... Specifications......................................................... 1 1 1 2 3 4 6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.9 6.10 6.11 6.12 6.13 6.14 6.15 4 4 4 5 5 6 6 6 6 6 7 7 7 8 8 Absolute Maximum Ratings ...................................... ESD Ratings ............................................................ Recommended Operating Conditions....................... Thermal Information .................................................. Electrical Characteristics........................................... Timing Requirements: VCCA = 1.2 V ........................ Timing Requirements: VCCA = 1.5 V ± 0.1 V ............ Timing Requirements: VCCA = 1.8 V ± 0.15 V .......... Timing Requirements: VCCA = 2.5 V ± 0.2 V ............ Timing Requirements: VCCA = 3.3 V ± 0.3 V .......... Switching Characteristics: VCCA = 1.2 V ................. Switching Characteristics: VCCA = 1.5 V ± 0.1 V .... Switching Characteristics: VCCA = 1.8 V ± 0.15 V .. Switching Characteristics: VCCA = 2.5 V ± 0.2 V .... Switching Characteristics: VCCA = 3.3 V ± 0.3 V .... 6.16 Operating Characteristics........................................ 9 6.17 Typical Characteristics ............................................ 9 7 8 Parameter Measurement Information ................ 10 Detailed Description ............................................ 11 8.1 8.2 8.3 8.4 9 Overview ................................................................. Functional Block Diagram ....................................... Feature Description................................................. Device Functional Modes........................................ 11 11 11 13 Application and Implementation ........................ 14 9.1 Application Information............................................ 14 9.2 Typical Application .................................................. 14 10 Power Supply Recommendations ..................... 16 11 Layout................................................................... 16 11.1 Layout Guidelines ................................................. 16 11.2 Layout Example .................................................... 16 12 Device and Documentation Support ................. 17 12.1 Trademarks ........................................................... 17 12.2 Electrostatic Discharge Caution ............................ 17 12.3 Glossary ................................................................ 17 13 Mechanical, Packaging, and Orderable Information ........................................................... 17 4 Revision History Changes from Original (June 2008) to Revision A • 2 Page Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ................................................................................................. 1 Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: TXB0104-Q1 TXB0104-Q1 www.ti.com SCES727A – JUNE 2008 – REVISED DECEMBER 2014 5 Pin Configuration and Functions A2 3 13 B1 12 B2 A3 4 11 B3 A4 5 10 B4 A3 A4 4 5 NC 6 6 9 NC GND 7 8 OE 2 VCCA 1 13 B1 12 B2 Exposed Center Pad 3 OE 14 11 B3 10 B4 9 NC 7 8 OE NC A1 A2 1 GND A1 2 RUT PACKAGE 12 PINS (TOP VIEW) 12 11 VCCB A1 2 10 B1 A2 3 9 B2 8 B3 7 B4 A3 4 A4 5 6 GND 14 VCCB VCCA 1 VCCB PW PACKAGE 14 PINS (TOPVIEW) VCCA RGY PACKAGE 14 PINS (TOP VIEW) NC − No internal connection For RGY, if the exposed center pad is used, it must be connected only to as a secondary ground or left electrically open. Pin Functions PIN I/O DESCRIPTION NO. NAME 1 VCCA I 2 A1 I/O Input/output 1. Referenced to VCCA. 3 A2 I/O Input/output 2. Referenced to VCCA. 4 A3 I/O Input/output 3. Referenced to VCCA. 5 A4 I/O Input/output 4. Referenced to VCCA. 6 NC – No connection. Not internally connected. 7 GND – Ground 8 OE I 3-state output-mode enable. Pull OE low to place all outputs in 3-state mode. Referenced to VCCA. 9 NC – No connection. Not internally connected. 10 B4 I/O Input/output 4. Referenced to VCCB. 11 B3 I/O Input/output 3. Referenced to VCCB. 12 B2 I/O Input/output 2. Referenced to VCCB. 13 B1 I/O Input/output 1. Referenced to VCCB. 14 VCCB I A-port supply voltage 1.2 V ≤ VCCA ≤ 3.6 V and VCCA ≤ VCCB. B-port supply voltage 1.65 V ≤ VCCB ≤ 5.5 V. Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: TXB0104-Q1 3 TXB0104-Q1 SCES727A – JUNE 2008 – REVISED DECEMBER 2014 www.ti.com 6 Specifications 6.1 Absolute Maximum Ratings (1) over operating free-air temperature range (unless otherwise noted) VCCA VCCB MIN MAX –0.5 4.6 –0.5 6.5 A port –0.5 4.6 B port –0.5 6.5 A port –0.5 4.6 B port -0.5 6.5 A port –0.5 VCCA + 0.5 B port –0.5 VCCB + 0.5 Supply voltage UNIT V VI Input voltage VO Voltage applied to any output in the high-impedance or power-off state VO Voltage applied to any output in the high or low state (2) IIK Input clamp current VI < 0 –50 mA IOK Output clamp current VO < 0 –50 mA IO Continuous output current ±50 mA ±100 mA 150 °C Continuous current through VCCA, VCCB, or GND Tstg (1) (2) Storage temperature –65 V V V Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The value of VCCA and VCCB are provided in the recommended operating conditions table. 6.2 ESD Ratings VALUE Human-body model (HBM), per JEDEC V(ESD) Electrostatic discharge Charged-device model (CDM), per JEDEC A Port ±2500 B Port ±15000 A Port ±1000 B Port ±1000 UNIT V 6.3 Recommended Operating Conditions (1) (2) VCCA VCCA VCCB Supply voltage MAX 1.2 3.6 1.65 5.5 1.2 V to 3.6 V 1.65 V to 5.5 V VCCI × 0.65 (3) VCCI OE 1.2 V to 3.6 V 1.65 V to 5.5 V VCCA × 0.65 5.5 Data inputs 1.2 V to 5.5 V 1.65 V to 5.5 V 0 VCCI × 0.35 (3) OE 1.2 V to 3.6 V 1.65 V to 5.5 V 0 VCCA × 0.35 0 3.6 1.2 V to 3.6 V 1.65 V to 5.5 V 0 5.5 1.2 V to 3.6 V 1.65 V to 5.5 V 40 1.65 V to 3.6 V 40 High-level input voltage VIL Low-level input voltage VO Voltage range applied to any A-port output in the high-impedance B-port or power-off state Δt/Δv Input transition rise or fall rate TA Operating free-air temperature A-port inputs 4 MIN Data inputs VIH (1) (2) (3) VCCB B-port inputs 1.2 V to 3.6 V 4.5 V to 5.5 V UNIT V V V V ns/V 30 –40 125 °C The A and B sides of an unused data I/O pair must be held in the same state, i.e., both at VCCI or both at GND. VCCA must be less than or equal to VCCB and must not exceed 3.6 V. VCCI is the supply voltage associated with the input port. Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: TXB0104-Q1 TXB0104-Q1 www.ti.com SCES727A – JUNE 2008 – REVISED DECEMBER 2014 6.4 Thermal Information TXB0104-Q1 THERMAL METRIC (1) PW RGY RUT 14 PINS 14 PINS 12 PINS 121 52.8 119.8 RθJA Junction-to-ambient thermal resistance RθJC(top) Junction-to-case (top) thermal resistance 50 67.7 42.6 RθJB Junction-to-board thermal resistance 62.8 28.9 52.5 ψJT Junction-to-top characterization parameter 6.4 2.6 0.7 ψJB Junction-to-board characterization parameter 62.2 29.0 52.3 RθJC(bot) Junction-to-case (bottom) thermal resistance N/A 9.3 N/A (1) UNIT °C/W For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. 6.5 Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VCCA VCCB VOLA IOL = 20 μA VOHB IOH = –20 μA 1.65 V to 5.5 V VOLB IOL = 20 μA 1.65 V to 5.5 V Ioff IOZ VI = VCCI or GND A port MIN TYP MAX 1.4 V to 3.6 V 1.2 V 0.9 1.4 V to 3.6 V 0.4 VCCB – 0.4 V V μA ±5 VI or VO = 0 to 3.6 V 0V 0 V to 5.5 V ±1 ±10 B port VI or VO = 0 to 5.5 V 0 V to 3.6 V 0V ±1 ±10 A or B port OE = GND 1.2 V to 3.6 V 1.65 V to 5.5 V ±1 ±10 1.2 V 1.65 V to 5.5 V 1.4 V to 3.6 V 1.65 V to 5.5 V 20 3.6 V 0V 15 0V 5.5 V –15 VI = VCCI or GND, IO = 0 1.65 V to 5.5 V 1.65 V to 5.5 V 3.4 20 3.6 V 0V –15 0V 5.5 V 15 1.2 V 1.65 V to 5.5 V 1.4 V to 3.6 V 1.65 V to 5.5 V 1.2 V 1.65 V to 5.5 V 1.4 V to 3.6 V 1.65 V to 5.5 V PW, RGY package 1.2 V to 3.6 V 1.65 V to 5.5 V 3 pF RUT package 1.2 V to 3.6 V 1.65 V to 5.5 V 4 pF PW, RGY package 5 pF RUT package 6 pF 11 pF 13 pF ICCZB VI = VCCI or GND, IO = 0, OE = GND PW, RGY package 1.2 V to 3.6 V 1.65 V to 5.5 V RUT package 3.5 μA 1.65 V to 5.5 V VI = VCCI or GND, IO = 0, OE = GND B port 1.2 V 1.4 V to 3.6 V μA 1.65 V to 5.5 V ICCZA Cio μA 0.06 1.2 V VI = VCCI or GND, IO = 0 A port μA 1.4 V to 3.6 V ICCA + ICCB OE V 0.4 ±1 VI = VCCI or GND, IO = 0 UNIT V VCCA – 0.4 1.65 V to 5.5 V ICCB (1) (2) –40°C to 125°C MAX 1.2 V to 3.6 V ICCA Ci TYP 1.1 IOH = –20 μA OE TA = 25°C MIN 1.2 V VOHA II (1) (2) 40 μA 0.05 15 μA 3.3 15 μA VCCI is the supply voltage associated with the input port. VCCO is the supply voltage associated with the output port. Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: TXB0104-Q1 5 TXB0104-Q1 SCES727A – JUNE 2008 – REVISED DECEMBER 2014 www.ti.com 6.6 Timing Requirements: VCCA = 1.2 V TA = 25°C, VCCA = 1.2 V VCCB = 1.8 V tw VCCB = 2.5 V VCCB = 3.3 V VCCB = 5 V TYP TYP TYP TYP UNIT Data rate For PW, RGY, RUT package 20 20 20 20 Mbps Pulse duration Data inputs 50 50 50 50 ns 6.7 Timing Requirements: VCCA = 1.5 V ± 0.1 V over recommended operating free-air temperature range, VCCA = 1.5 V ± 0.1 V (unless otherwise noted) VCCB = 1.8 V ± 0.15 V MIN Data rate tw Pulse duration MAX VCCB = 2.5 V ± 0.2 V MIN VCCB = 3.3 V ± 0.3 V MAX MIN VCCB = 5 V ± 0.5 V MAX MIN UNIT MAX For PW, RGY package 40 40 40 40 Mbps For RUT package 37 37 40 40 Mbps Data inputs, For PW, RGY package 25 25 25 25 ns Data inputs, For RUT package 27 27 25 25 ns 6.8 Timing Requirements: VCCA = 1.8 V ± 0.15 V over recommended operating free-air temperature range, VCCA = 1.8 V ± 0.15 V (unless otherwise noted) VCCB = 1.8 V ± 0.15 V MIN Data rate tw Pulse duration MAX VCCB = 2.5 V ± 0.2 V MIN VCCB = 3.3 V ± 0.3 V MAX MIN VCCB = 5 V ± 0.5 V MAX MIN UNIT MAX For PW, RGY package 55 55 55 55 Mbps For RUT package 37 37 55 55 Mbps Data inputs, For PW, RGY package 18 18 18 18 ns Data inputs, For RUT package 27 27 18 18 ns 6.9 Timing Requirements: VCCA = 2.5 V ± 0.2 V over recommended operating free-air temperature range, VCCA = 2.5 V ± 0.2 V (unless otherwise noted) VCCB = 2.5 V ± 0.2 V MIN Data rate tw Pulse duration VCCB = 3.3 V ± 0.3 V MAX MIN VCCB = 5 V ± 0.5 V MAX MIN UNIT MAX For PW, RGY package 75 80 100 Mbps For RUT package 65 80 85 Mbps Data inputs, For PW, RGY package 13 12 10 ns Data inputs, For RUT package 15 12 11 ns 6.10 Timing Requirements: VCCA = 3.3 V ± 0.3 V over recommended operating free-air temperature range, VCCA = 3.3 V ± 0.3 V (unless otherwise noted) VCCB = 3.3 V ± 0.3 V MIN Data rate tw 6 Pulse duration For PW, RGY package For RUT package VCCB = 5 V ± 0.5 V MAX MIN UNIT MAX 100 100 Mbps 90 90 Mbps Data inputs, For PW, RGY package 10 10 ns Data inputs, For RUT package 11 11 ns Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: TXB0104-Q1 TXB0104-Q1 www.ti.com SCES727A – JUNE 2008 – REVISED DECEMBER 2014 6.11 Switching Characteristics: VCCA = 1.2 V TA = 25°C, VCCA = 1.2 V PARAMETER FROM (INPUT) TO (OUTPUT) A B VCCB = 1.8 V VCCB = 2.5 V VCCB = 3.3 V VCCB = 5 V UNIT TYP TYP TYP TYP B 6.9 5.7 5.3 5.5 A 7.4 6.4 6 5.8 A 1 1 1 1 B 1 1 1 1 A 320 320 320 330 B 150 110 150 110 trA, tfA A-port rise and fall times 4.2 4.2 4.2 4.2 ns trB, tfB B-port rise and fall times 2.1 1.5 1.2 1.1 ns tpd ten OE tdis OE ns μs ns 6.12 Switching Characteristics: VCCA = 1.5 V ± 0.1 V over recommended operating free-air temperature range, VCCA = 1.5 V ± 0.1 V (unless otherwise noted) VCCB = 1.8 V ± 0.15 V VCCB = 2.5 V ± 0.2 V VCCB = 3.3 V ± 0.3 V VCCB = 5 V ± 0.5 V FROM (INPUT) TO (OUTPUT) A B 15.9 13.1 13 12.9 B A 17.2 15 14.7 16.7 A 1 1 1 1 B 1 1 1 1 A 340 280 280 300 B 220 220 220 220 trA, tfA A-port rise and fall times 7.1 7.1 7.1 7.1 ns trB, tfB B-port rise and fall times 6.5 5.2 4.8 4.7 ns PARAMETER tpd ten OE tdis OE MIN MAX MIN MAX MIN MAX MIN UNIT MAX ns μs ns 6.13 Switching Characteristics: VCCA = 1.8 V ± 0.15 V over recommended operating free-air temperature range, VCCA = 1.8 V ± 0.15 V (unless otherwise noted) VCCB = 1.8 V ± 0.15 V VCCB = 2.5 V ± 0.2 V VCCB = 3.3 V ± 0.3 V VCCB = 5 V ± 0.5 V FROM (INPUT) TO (OUTPUT) A B 14 10.7 9.8 9.5 B A 15 11.4 10.6 10.1 A 1 1 1 1 B 1 1 1 1 A 280 250 250 250 B 220 220 220 220 trA, tfA A-port rise and fall times 6.2 6.1 6.1 6.1 ns trB, tfB B-port rise and fall times 5.8 5.2 4.8 4.7 ns PARAMETER tpd ten OE tdis OE MIN MAX MIN MAX MIN MAX MIN UNIT MAX Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: TXB0104-Q1 ns μs ns 7 TXB0104-Q1 SCES727A – JUNE 2008 – REVISED DECEMBER 2014 www.ti.com 6.14 Switching Characteristics: VCCA = 2.5 V ± 0.2 V over recommended operating free-air temperature range, VCCA = 2.5 V ± 0.2 V (unless otherwise noted) PARAMETER tpd VCCB = 2.5 V ± 0.2 V VCCB = 3.3 V ± 0.3 V VCCB = 5 V ± 0.5 V FROM (INPUT) TO (OUTPUT) A B 9.3 8.2 7.7 B A 9.6 8.1 7.4 A 1 1 1 B 1 1 1 A 220 220 220 B 220 220 220 ten OE tdis OE MIN MAX MIN MAX MIN UNIT MAX ns μs ns trA, tfA A-port rise and fall times 5 5 5 ns trB, tfB B-port rise and fall times 4.6 4.8 4.7 ns 6.15 Switching Characteristics: VCCA = 3.3 V ± 0.3 V over recommended operating free-air temperature range, VCCA = 3.3 V ± 0.3 V (unless otherwise noted) PARAMETER tpd VCCB = 3.3 V ± 0.3 V VCCB = 5 V ± 0.5 V FROM (INPUT) TO (OUTPUT) A B 7.7 7 B A 7.9 6.8 A 1 1 B 1 1 A 280 280 B 220 220 ten OE tdis OE MIN MAX MIN UNIT MAX ns μs ns trA, tfA A-port rise and fall times 4.5 4.5 ns trB, tfB B-port rise and fall times 4.1 4.7 ns 8 Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: TXB0104-Q1 TXB0104-Q1 www.ti.com SCES727A – JUNE 2008 – REVISED DECEMBER 2014 6.16 Operating Characteristics (1) TA = 25°C VCCA 1.2 V 1.2 V 1.5 V 1.8 V 2.5 V 2.5 V 3.3 V 2.5 V 5V 3.3 V to 5V VCCB PARAMETER TEST CONDITIONS 5V CpdA CpdB CpdA CpdB (1) A-port input, B-port output B-port input, A-port output A-port input, B-port output B-port input, A-port output A-port input, B-port output B-port input, A-port output A-port input, B-port output B-port input, A-port output CL = 0, f = 10 MHz, tr = tf = 1 ns, OE = VCCA (outputs enabled) CL = 0, f = 10 MHz, tr = tf = 1 ns, OE = GND (outputs disabled) 1.8 V 1.8 V 1.8 V UNIT TYP TYP TYP TYP TYP TYP TYP 7.8 10 9 8 8 8 9 12 11 11 11 11 11 11 38.1 28 28 28 29 29 29 25.4 19 18 18 19 21 22 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.03 0.01 0.01 0.01 0.01 0.01 0.01 0.04 pF pF Cpd parameter is the capacitance used to determine the no-load dynamic power dissipation per logic function for CMOS devices as per the formula: PD = Cpd (VCC)2 + ICCVCC. For more details about the use of Cpd to calculate power dissipation, refer to SCAA035. 6.17 Typical Characteristics Figure 1. Input capacitance for OE pin (CI) vs Power Supply (VCCA) for VCCB = 3.3 V (RUT package) Figure 2. Capacitance for A port I/O pins (CiO) vs Power Supply (VCCA) for VCCB = 3.3 V (RUT package) Figure 3. Capacitance for B port I/O pins (CiO) vs Power Supply (VCCB) for VCCA = 3.3 V (RUT package) Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: TXB0104-Q1 9 TXB0104-Q1 SCES727A – JUNE 2008 – REVISED DECEMBER 2014 www.ti.com 7 Parameter Measurement Information 2 × VCCO From Output Under Test 50 kW From Output Under Test 15 pF 15 pF 1 MW Open 50 kW TEST tPZL/tPLZ tPHZ/tPZH LOAD CIRCUIT FOR ENABLE/DISABLE TIME MEASUREMENT LOAD CIRCUIT FOR MAX DATA RATE, PULSE DURATION PROPAGATION DELAY OUTPUT RISE AND FALL TIME MEASUREMENT S1 S1 2 × VCCO Open VCCI Input VCCI/2 VCCI/2 0V tPLH tPHL tw Output VCCO/2 0.9 y VCCO 0.1 y VCCO VOH tf tr VCCI VCCO/2 VOL Input VCCI/2 0V VOLTAGE WAVEFORMS PULSE DURATION VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES A. B. C. D. E. F. G. VCCI/2 CL includes probe and jig capacitance. All input pulses are supplied by generators having the following characteristics: PRRv10 MHz, ZO = 50 Ω, dv/dt ≥ 1 V/ns. The outputs are measured one at a time, with one transition per measurement. tPLH and tPHL are the same as tpd. VCCI is the VCC associated with the input port. VCCO is the VCC associated with the output port. All parameters and waveforms are not applicable to all devices. Figure 4. Load Circuits and Voltage Waveforms 10 Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: TXB0104-Q1 TXB0104-Q1 www.ti.com SCES727A – JUNE 2008 – REVISED DECEMBER 2014 8 Detailed Description 8.1 Overview The TXB0104 device is a 4-bit, bi-directional voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. The device is a buffered architecture with edge-rate accelerators (one-shots) to improve the overall data rate. This device can only translate push-pull CMOS logic outputs. If for open-drain signal translation, please refer to TI’s TXS010X products. 8.2 Functional Block Diagram 8.3 Feature Description 8.3.1 Architecture The TXB0104 architecture (see Functional Block Diagram) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a DC state, the output drivers of the TXB0104 can maintain a high or low, but are designed to be weak, so that they can be overdriven by an external driver when data on the bus starts flowing the opposite direction. Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: TXB0104-Q1 11 TXB0104-Q1 SCES727A – JUNE 2008 – REVISED DECEMBER 2014 www.ti.com Feature Description (continued) The output one-shots detect rising or falling edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one-shot turns on the NMOS transistors (T2, T4) for a short duration which speeds up the high-to-low transition. The typical output impedance during output transition is 70 Ω at VCCO = 1.2 V to 1.8 V, 50 Ω at VCCO = 1.8 V to 3.3 V, and 40 Ω at VCCO = 3.3 V to 5 V. VCCA VCCB One Shot T1 4k One Shot T2 A B One Shot T3 4k T4 One Shot Figure 5. Architecture of TXB0104 I/O Cell 8.3.2 Input Driver Requirements Typical IIN vs VIN characteristics of the TXB0104 are shown in Figure 6. For proper operation, the device driving the data I/Os of the TXB0104 must have drive strength of at least ±2 mA. IIN VT/4 kW VIN –(VD – VT)/4 kW A. VT is the input threshold voltage of the TXB0104 (typically VCCI/2). B. VD is the supply voltage of the external driver. Figure 6. Typical IIN vs VIN Curve 12 Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: TXB0104-Q1 TXB0104-Q1 www.ti.com SCES727A – JUNE 2008 – REVISED DECEMBER 2014 Feature Description (continued) 8.3.3 Output Load Considerations TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper one shot (O.S.) triggering takes place. PCB signal trace-lengths should be kept short enough such that the round trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 10 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic ICC, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the TXB0104 output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. retriggering, bus contention, output signal oscillations, or other adverse system-level affects. 8.3.4 Enable and Disable The TXB0104 has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time (tdis) indicates the delay between when OE goes low and when the outputs actually get disabled (Hi-Z). The enable time (ten) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high. 8.3.5 Pullup or Pulldown Resistors on I/O Lines The TXB0104 is designed to drive capacitive loads of up to 70 pF. The output drivers of the TXB0104 have low DC drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than 50 kΩ to ensure that they do not contend with the output drivers of the TXB0104. For the same reason, the TXB0104 should not be used in applications such as I2C or 1-Wire where an opendrain driver is connected on the bidirectional data I/O. For these applications, use a device from the TI TXS01xx series of level translators. 8.4 Device Functional Modes The TXB0104 device has two functional modes, enabled and disabled. To disable the device, set the OE input to low, which places all I/Os in a high impedance state. Setting the OE input to high will enable the device. Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: TXB0104-Q1 13 TXB0104-Q1 SCES727A – JUNE 2008 – REVISED DECEMBER 2014 www.ti.com 9 Application and Implementation NOTE Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality. 9.1 Application Information The TXB0104 can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. It can only translate push-pull CMOS logic outputs. If for open-drain signal translation, please refer to TI TXS010X products. Any external pulldown or pullup resistors are recommended larger than 50 kΩ. 9.2 Typical Application Figure 7. Typical Application Schematic 9.2.1 Design Requirements For this design example, use the parameters listed in Table 1. And make sure the VCCA ≤VCCB. Table 1. Design Parameters DESIGN PARAMETERS EXAMPLE VALUE Input voltage range 1.2 V to 3.6 V Output voltage range 1.65 V to 5.5 V 9.2.2 Detailed Design Procedure To begin the design process, determine the following: • Input voltage range - Use the supply voltage of the device that is driving the TXB0104 device to determine the input voltage range. For a valid logic high the value must exceed the VIH of the input port. For a valid logic low the value must be less than the VIL of the input port. • Output voltage range - Use the supply voltage of the device that the TXB0104 device is driving to determine the output voltage range. - It is not recommended to have the external pullup or pulldown resistors. If mandatory, it is recommended the value should be larger than 50 kΩ. • An external pulldown or pullup resistor decreases the output VOH and VOL. Use the below equations to draft estimate the VOH and VOL as a result of an external pulldown and pullup resistor. 14 Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: TXB0104-Q1 TXB0104-Q1 www.ti.com SCES727A – JUNE 2008 – REVISED DECEMBER 2014 VOH = VCCx × RPD / (RPD + 4.5 kΩ) VOL = VCCx × 4.5 kΩ / (RPU + 4.5 kΩ) (1) where • • • • VCCx is the output port supply voltage on either VCCA or VCCB RPD is the value of the external pull down resistor RPU is the value of the external pull up resistor 4.5 kΩ is the counting the variation of the serial resistor 4 kΩ in the I/O line (2) 9.2.3 Application Curve Figure 8. Example of Level Translation of a 2.5-MHz 1.8 V Signal (Green) to a 3.3 V Signal (Pink) Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: TXB0104-Q1 15 TXB0104-Q1 SCES727A – JUNE 2008 – REVISED DECEMBER 2014 www.ti.com 10 Power Supply Recommendations During operation, ensure that VCCA ≤ VCCB at all times. During power-up sequencing, VCCA ≥ VCCB does not damage the device, so any power supply can be ramped up first. The TXB0104 has circuitry that disables all output ports when either VCC is switched off (VCCA/B = 0 V). The output-enable (OE) input circuit is designed so that it is supplied by VCCA and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until VCCA and VCCB are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver. 11 Layout 11.1 Layout Guidelines To ensure reliability of the device, following common printed-circuit board layout guidelines are recommended: • Bypass capacitors should be used on power supplies. And should be placed as close as possible to the VCCA, VCCB pin, and GND pin • Short trace-lengths should be used to avoid excessive loading. • PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one-shot duration, approximately 10 ns, ensuring that any reflection encounters low impedance at the source driver. 11.2 Layout Example Figure 9. Layout Example Schematic 16 Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: TXB0104-Q1 TXB0104-Q1 www.ti.com SCES727A – JUNE 2008 – REVISED DECEMBER 2014 12 Device and Documentation Support 12.1 Trademarks All trademarks are the property of their respective owners. 12.2 Electrostatic Discharge Caution These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. 12.3 Glossary SLYZ022 — TI Glossary. This glossary lists and explains terms, acronyms, and definitions. 13 Mechanical, Packaging, and Orderable Information The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation. Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: TXB0104-Q1 17 PACKAGE OPTION ADDENDUM www.ti.com 10-Dec-2020 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking (3) (4/5) (6) TXB0104QPWRQ1 ACTIVE TSSOP PW 14 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 YE04Q1 TXB0104QRGYRQ1 ACTIVE VQFN RGY 14 3000 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 YE04Q1 TXB0104QRUTRQ1 ACTIVE UQFN RUT 12 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 SIG (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
TXB0104QRGYRQ1 价格&库存

很抱歉,暂时无法提供与“TXB0104QRGYRQ1”相匹配的价格&库存,您可以联系我们找货

免费人工找货