0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
TXB0108DQSR

TXB0108DQSR

  • 厂商:

    BURR-BROWN(德州仪器)

  • 封装:

    USON20

  • 描述:

    IC V-LEVEL XLATR 8B ESD 20USON

  • 数据手册
  • 价格&库存
TXB0108DQSR 数据手册
TXB0108 SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 TXB0108 8-Bit Bidirectional Voltage-Level Translator with Auto-Direction Sensing and ±15-kV ESD Protection 1 Features 3 Description • This 8-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5V, 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes. VCCA should not exceed VCCB. • • • • • • 1.2 V to 3.6 V on A Port and 1.65 V to 5.5 V on B Port (VCCA ≤ VCCB) VCC Isolation Feature – If Either VCC Input Is at GND, All Outputs Are in the High-Impedance State OE Input Circuit Referenced to VCCA Low Power Consumption, 4-μA Max ICC Ioff Supports Partial-Power-Down Mode Operation Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II ESD Protection Exceeds JESD 22 – A Port • 2000-V Human-Body Model (A114-B) • 1000-V Charged-Device Model (C101) – B Port • ±15-kV Human-Body Model (A114-B) • ±8-kV Human-Body Model (A114-B) (YZP Package Only) • 1000-V Charged-Device Model (C101) 2 Applications • • • • When the output-enable (OE) input is low, all outputs are placed in the high-impedance state. The TXB0108 is designed so that the OE input circuit is supplied by VCCA. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. To ensure the high-impedance state during power-up or power-down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver. Handset Smartphone Tablet Desktop PC Device Information PACKAGE(1) BODY SIZE (NOM) TXB0108DQS SON (20) 2.00 mm x 4.00 mm TXB0108ZXY BGA MICROSTAR JUNIOR (20) 2.50 mm x 3.00 mm TXB0108PW TSSOP (20) 6.50 mm x 4.40 mm TXB0108RGY VQFN (20) 4.50 mm x 3.50 mm TXB0108YZP DSGBA (20) 1.90 mm x 2.40 mm TXB0108NME nFBGA (20) 2.50 mm x 3.00 mm PART NUMBER (1) VCCA Processor For all available packages, see the orderable addendum at the end of the datasheet. VCCB Peripheral Typical Application Block Diagram for TXB0108 An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA. TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 Table of Contents 1 Features............................................................................1 2 Applications..................................................................... 1 3 Description.......................................................................1 4 Revision History.............................................................. 2 5 Pin Configuration and Functions...................................3 6 Specifications.................................................................. 5 6.1 Absolute Maximum Ratings........................................ 5 6.2 Handling Ratings.........................................................5 6.3 Recommended Operating Conditions.........................5 6.4 Thermal Information....................................................6 6.5 Electrical Characteristics.............................................6 6.6 Timing Requirements: VCCA = 1.2 V........................... 7 6.7 Timing Requirements: VCCA = 1.5 V ± 0.1 V............... 7 6.8 Timing Requirements: VCCA = 1.8 V ± 0.15 V............. 7 6.9 Timing Requirements: VCCA = 2.5 V ± 0.2 V............... 7 6.10 Timing Requirements: VCCA = 3.3 V ± 0.3 V............. 8 6.11 Switching Characteristics: VCCA = 1.2 V................... 8 6.12 Switching Characteristics: VCCA = 1.5 V ± 0.1 V.......8 6.13 Switching Characteristics: VCCA = 1.8 V ± 0.15 V.....9 6.14 Switching Characteristics: VCCA = 2.5 V ± 0.2 V.......9 6.15 Switching Characteristics: VCCA = 3.3 V ± 0.3 V.......9 6.16 Operating Characteristics....................................... 10 6.17 Typical Characteristics............................................ 11 7 Parameter Measurement Information.......................... 12 8 Detailed Description......................................................13 8.1 Overview................................................................... 13 8.2 Functional Block Diagram......................................... 13 8.3 Feature Description...................................................14 8.4 Device Functional Modes..........................................15 9 Application and Implementation.................................. 16 9.1 Application Information............................................. 16 9.2 Typical Application.................................................... 16 10 Power Supply Recommendations..............................18 11 Layout........................................................................... 18 11.1 Layout Guidelines................................................... 18 11.2 Layout Example...................................................... 18 12 Device and Documentation Support..........................19 12.1 Receiving Notification of Documentation Updates..19 12.2 Support Resources................................................. 19 12.3 Trademarks............................................................. 19 12.4 Electrostatic Discharge Caution..............................19 12.5 Glossary..................................................................19 13 Mechanical, Packaging, and Orderable Information.................................................................... 19 13.1 Package Addendum................................................20 4 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision G (December 2018) to Revision H (August 2020) Page • Updated the numbering format for tables, figures and cross-references throughout the document...................1 • Added NME package option to Device Information table................................................................................... 1 • Added NME package to Figure 5-1 ................................................................................................................... 3 • Added NME package to Pin Assignments table................................................................................................. 3 • Added NME package to Thermal Information table............................................................................................6 Changes from Revision F (November 2014) to Revision G (December 2018) Page • Added pinout image for the ZYPR2 package option ..........................................................................................3 • Added text string 'GRID LOCATOR' to Pin Functions table YZP column to clarify pin location from 'Signal Name' .................................................................................................................................................................3 Changes from Revision E (April 2012) to Revision F (October 2014) Page • Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ............................................................................................................................................................... 1 • Changed VOLA value 0.9 to 0.3 ..........................................................................................................................6 Changes from Revision D (September 2011) to Revision E (April 2012) Page • Added notes to pin out graphics......................................................................................................................... 3 Changes from Revision C (August 2011) to Revision D (September 2011) Page • Added ±8-kV Human-Body Model (A114-B) (YZP Package Only) to Features.................................................. 1 2 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 5 Pin Configuration and Functions PW PACKAGE (TOP VIEW) 20 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 10 11 B1 B2 B3 B4 VCCB GND B5 B6 B7 B8 A1 VCCA 1 20 2 19 A2 A3 A4 A5 3 18 4 17 5 16 6 15 A6 A7 7 14 8 13 9 12 10 11 B2 B3 B4 B5 VCCA A2 A3 A4 A5 A6 A7 A8 B6 B7 B8 GND 1 20 A. B. C. D. E. F. YZP PACKAGE (BALL SIDE VIEW) E B6 B8 A8 A6 D GND B7 A7 OE 4 19 VCCB 18 B2 17 B3 5 6 16 B4 15 B5 C VCCB B5 A5 VCCA 7 14 B6 13 B7 B B4 B3 A3 A4 12 B8 A B2 B1 A1 A2 1 2 3 4 2 3 8 9 10 11 OE A8 OE B1 VCCB B1 1 GND A1 A2 A3 A4 VCCA OE A5 A6 A7 A8 RGY PACKAGE (TOP VIEW) A1 DQS PACKAGE (TOP VIEW) For the RGY package, the exposed center thermal pad must be connected to ground. Pullup resistors are not required on both sides for Logic I/O. If pullup or pulldown resistors are needed, the resistor value must be over 50 kΩ. 50 kΩ is a safe recommended value, if the customer can accept higher VOL or lower VOH, smaller pullup or pulldown resistor is allowed, the draft estimation is VOL = VCCOUT × 4.5 k/(4.5 k + RPU) and VOH = VCCOUT × RDW/(4.5 k + RDW). If pullup resistors are needed, please refer to the TXS0108 or contact TI. For detailed information, please refer to application note SCEA043. (1) YZPR2 PACKAGE (BALL SIDE VIEW) E B6 B8 A8 A6 D GND B7 A7 OE C VCCB B5 A5 VCCA B B4 B3 A3 A4 A B2 B1 A1 A2 1 2 3 4 Pin A1- area indicator (1) See orderable addendum at the end of the data sheet 1 2 3 4 5 D C B A Figure 5-1. NME/GXY/ZXY PACKAGE (BOTTOM VIEW) Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 3 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 Table 5-1. Pin Functions PIN SIGNAL NAME PW, RGY NO. DQS NO. I/O(1) FUNCTION A1 1 1 A3 I/O VCCA 2 5 C4 S A2 3 2 A4 I/O Input/output 2. Referenced to VCCA. A3 4 3 B3 I/O Input/output 3. Referenced to VCCA. A4 5 4 B4 I/O Input/output 4. Referenced to VCCA. A5 6 7 C3 I/O Input/output 5. Referenced to VCCA. A6 7 8 E4 I/O Input/output 6. Referenced to VCCA. A7 8 9 D3 I/O Input/output 7. Referenced to VCCA. Input/output 1. Referenced to VCCA. Input/output 8. Referenced to VCCA. A-port supply voltage. 1.1 V ≤ VCCA ≤ 3.6 V, VCCA ≤ VCCB. A8 9 10 E3 I/O OE 10 6 D4 I Output enable. Pull OE low to place all outputs in 3-state mode. Referenced to VCCA. GND 11 15 D1 S Ground B8 12 11 E2 I/O Input/output 8. Referenced to VCCB. B7 13 12 D2 I/O Input/output 7. Referenced to VCCB. B6 14 13 E1 I/O Input/output 6. Referenced to VCCB. B5 15 14 C2 I/O Input/output 5. Referenced to VCCB. B4 16 17 B1 I/O Input/output 4. Referenced to VCCB. B3 17 18 B2 I/O Input/output 3. Referenced to VCCB. B2 18 19 A1 I/O Input/output 2. Referenced to VCCB. VCCB 19 16 C1 S B1 20 20 A2 I/O Input/output 1. Referenced to VCCB. — For the RGY package, the exposed center thermal pad must be connected to ground. Thermal Pad (1) YZP GRID LOCATOR — B-port supply voltage. 1.65 V ≤ VCCB ≤ 5.5 V. I = input, O = output, I/O = input and output, S = power supply Table 5-2. Pin Assignments (20-Ball NME/GXY/ZXY Package) 4 1 2 3 4 5 D VCCB B2 B4 B6 B8 C B1 B3 B5 B7 GND B A1 A3 A5 A7 OE A VCCA A2 A4 A6 A8 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 6 Specifications 6.1 Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted) (1) MIN MAX UNIT VCCA Supply voltage range –0.5 4.6 V VCCB Supply voltage range –0.5 6.5 V VI Input voltage range(2) –0.5 6.5 V V VO state(2) –0.5 6.5 A inputs –0.5 VCCA + 0.5 B inputs –0.5 VCCB + 0.5 Voltage range applied to any output in the high-impedance or power-off VO Voltage range applied to any output in the high or low state(2) (3) IIK Input clamp current VI < 0 –50 mA IOK Output clamp current VO < 0 –50 mA IO Continuous output current ±50 mA Continuous current through VCCA, VCCB, or GND ±100 mA 150 °C 150 °C Tstg Storage temperature range TJ Junction temperature (1) (2) (3) –65 V Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed. The value of VCCA and VCCB are provided in the recommended operating conditions table. 6.2 Handling Ratings MIN MAX Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1), A Port Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1), B Port V(ESD) Electrostatic discharge –15 15 Charged device model (CDM), per JEDEC specification JESD22-C101, all pins(2), A Port Charged device model (CDM), per JEDEC specification JESD22-C101, all pins(2), A Port (YZP Package only) 1 –8 kV 8 Charged device model (CDM), per JEDEC specification JESD22-C101, all pins(2), B Port (1) (2) UNIT 2 1 JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. 6.3 Recommended Operating Conditions over operating free-air temperature range (unless otherwise noted)(1) (2) VCCA VCCA VCCB VCCB Supply voltage VIH High-level input voltage VIL Low-level input voltage Δt/Δv Input transition rise or fall rate Data inputs OE 1.2 V to 3.6 V Data inputs 1.2 V to 5.5 V OE 1.2 V to 3.6 V A-port inputs 1.2 V to 3.6 V B-port inputs 1.2 V to 3.6 V 1.65 V to 5.5 V 1.65 V to 5.5 V MIN MAX UNIT 1.2 3.6 1.65 5.5 VCCI x 0.65(3) VCCI VCCA x 0.65 5.5 0 VCCI x 0.35(3) 0 VCCA x 0.35 1.65 V to 5.5 V 40 1.65 V to 3.6 V 40 4.5 V to 5.5 V 30 V V V ns/V Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 5 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 6.3 Recommended Operating Conditions (continued) over operating free-air temperature range (unless otherwise noted)(1) (2) VCCA TA (1) (2) (3) VCCB MIN Operating free-air temperature MAX UNIT –40 85 °C The A and B sides of an unused data I/O pair must be held in the same state, i.e., both at VCCI or both at GND. VCCA must be less than or equal to VCCB and must not exceed 3.6 V. VCCI is the supply voltage associated with the input port. 6.4 Thermal Information TXB0108 THERMAL METRIC(1) PW RGY DQS YZP GXY ZXY NME UNIT 20 PINS RθJA Junction-to-ambient thermal resistance 101.8 35.3 108.5 66.2 156.7 156.7 131.4 °C/W Rθ Junction-to-case (top) thermal resistance 35.5 42.1 32.3 0.4 39.9 39.9 56.5 °C/W RθJB Junction-to-board thermal resistance 52.8 11.1 42.4 52.0 85.9 85.9 83.2 °C/W ψJT Junction-to-top characterization parameter 2.2 0.7 0.7 1.5 1.1 1.1 1.5 °C/W ψJB Junction-to-board characterization parameter 52.2 11.2 42 51.9 85.4 85.4 82.6 °C/W Rθ Junction-to-case (bottom) thermal resistance – 3.8 – – – – – °C/W JC(top) JC(bot) (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. 6.5 Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)(1) (2) PARAMETER TEST CONDITIONS VOHA IOH = –20 μA VOLA IOL = 20 μA VOHB IOH = –20 μA VOLB II Ioff IOZ VCCA 1.2 V TA = 25°C MIN TYP –40°C to 85°C MAX MIN 0.3 1.4 V to 3.6 V 0.4 1.65 V to 5.5 V VCCB – 0.4 V V 0.4 V 1.2 V to 3.6 V 1.65 V to 5.5 V ±1 ±2 μA A port 0V 0 V to 5.5 V ±1 ±2 B port 0 V to 3.6 V 0V ±1 ±2 1.2 V to 3.6 V 1.65 V to 5.5 V ±1 ±2 OE A or B port OE = GND 1.65 V to 5.5 V UNIT V VCCA – 0.4 1.2 V IOL = 20 μA MAX 1.1 1.4 V to 3.6 V 1.2 V VI = VCCI or GND, IO = 0 ICCA 1.4 V to 3.6 V 0V 0V 5.5 V VI = VCCI or GND, IO = 0 1.4 V to 3.6 V ICCA + ICCB VI = VCCI or GND, IO = 0 1.2 V ICCZA VI = VCCI or GND, IO = 0, OE = GND ICCB 1.65 V to 5.5 V 3.6 V 1.2 V 6 VCCB 1.65 V to 5.5 V 3.6 V 0V 0V 5.5 V 1.4 V to 3.6 V 1.65 V to 5.5 V 1.2 V 1.4 V to 3.6 V μA μA 0.06 5 2 μA –2 3.4 5 –2 μA 2 3.5 10 μA 0.05 1.65 V to 5.5 V Submit Document Feedback 5 μA Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 6.5 Electrical Characteristics (continued) over recommended operating free-air temperature range (unless otherwise noted)(1) (2) PARAMETER VI = VCCI or GND, IO = 0, OE = GND ICCZB CI Cio (1) (2) TEST CONDITIONS OE A port B port VCCA TA = 25°C VCCB MIN TYP 1.2 V –40°C to 85°C MAX MIN MAX UNIT 3.3 1.65 V to 5.5 V 1.4 V to 3.6 V 1.2 V to 3.6 V 1.65 V to 5.5 V 1.2 V to 3.6 V 1.65 V to 5.5 V 5 5 5.5 5 6.5 8 10 μA pF pF VCCI is the supply voltage associated with the input port. VCCO is the supply voltage associated with the output port. 6.6 Timing Requirements: VCCA = 1.2 V TA = 25°C, VCCA = 1.2 V VCCB = 1.8 V VCCB = 2.5 V VCCB = 3.3 V VCCB = 5 V TYP TYP TYP TYP 20 20 20 20 Mbps 50 50 50 50 ns Data rate tw Pulse duration Data inputs UNIT 6.7 Timing Requirements: VCCA = 1.5 V ± 0.1 V over recommended operating free-air temperature range, VCCA = 1.5 V ± 0.1 V (unless otherwise noted) VCCB = 1.8 V ± 0.15 V MIN Data rate tw Pulse duration VCCB = 2.5 V ± 0.2 V MAX MIN MAX 50 Data inputs VCCB = 3.3 V ± 0.3 V MIN MAX 50 20 VCCB = 5 V ± 0.5 V MIN 50 20 UNIT MAX 50 Mbps 20 20 ns 6.8 Timing Requirements: VCCA = 1.8 V ± 0.15 V over recommended operating free-air temperature range, VCCA = 1.8 V ± 0.15 V (unless otherwise noted) VCCB = 1.8 V ± 0.15 V MIN Data rate tw Pulse duration VCCB = 2.5 V ± 0.2 V MAX MIN MAX 52 Data inputs 19 VCCB = 3.3 V ± 0.3 V MIN VCCB = 5 V ± 0.5 V MAX 60 MIN 60 17 UNIT MAX 60 Mbps 17 17 ns 6.9 Timing Requirements: VCCA = 2.5 V ± 0.2 V over recommended operating free-air temperature range, VCCA = 2.5 V ± 0.2 V (unless otherwise noted) VCCB = 2.5 V ± 0.2 V MIN Data rate tw Pulse duration VCCB = 3.3 V ± 0.3 V MAX MIN 70 Data inputs 14 MAX VCCB = 5 V ± 0.5 V MIN 100 10 100 10 UNIT MAX Mbps ns Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 7 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 6.10 Timing Requirements: VCCA = 3.3 V ± 0.3 V over recommended operating free-air temperature range, VCCA = 3.3 V ± 0.3 V (unless otherwise noted) VCCB = 3.3 V ± 0.3 V MIN MAX Data rate tw VCCB = 5 V ± 0.5 V MIN UNIT MAX 100 Pulse duration Data inputs 100 10 Mbps 10 ns 6.11 Switching Characteristics: VCCA = 1.2 V TA = 25°C, VCCA = 1.2 V FROM (INPUT) TO (OUTPUT) VCCB = 1.8 V VCCB = 2.5 V VCCB = 3.3 V VCCB = 5 V TYP TYP TYP TYP A B 9.5 7.9 7.6 8.5 B A 9.2 8.8 8.4 8 A 1 1 1 1 B 1 1 1 1 A 20 17 17 18 B 20 16 15 15 trA, tfA A-port rise and fall times 4.1 4.4 4.1 3.9 ns trB, tfB B-port rise and fall times 5 5 5.1 5.1 ns tSK(O) Channel-to-channel skew 2.4 1.7 1.9 7 ns 20 20 20 20 Mbps PARAMETER tpd ten OE tdis OE Max data rate UNIT ns μs ns 6.12 Switching Characteristics: VCCA = 1.5 V ± 0.1 V over recommended operating free-air temperature range, VCCA = 1.5 V ± 0.1 V (unless otherwise noted) PARAMETER tpd FROM (INPUT) TO (OUTPUT) A B ten OE tdis OE VCCB = 2.5 V ± 0.2 V VCCB = 3.3 V ± 0.3 V MIN MAX MIN MAX MIN B 1.4 12.9 1.2 10.1 A 0.9 14.2 0.7 12 VCCB = 5 V ± 0.5 V UNIT MAX MIN MAX 1.1 10 0.8 9.9 0.4 11.7 0.3 13.7 A 1 1 1 1 B 1 1 1 1 ns μs A 6.6 33 6.4 25.3 6.1 23.1 5.9 24.6 B 6.6 35.6 5.8 25.6 5.5 22.1 5.6 20.6 trA, tfA A-port rise and fall times 0.8 6.5 0.8 6.3 0.8 6.3 0.8 6.3 ns trB, tfB B-port rise and fall times 1 7.3 0.7 4.9 0.7 4.6 0.6 4.6 ns tSK(O) Channel-to-channel skew Max data rate 8 VCCB = 1.8 V ± 0.15 V 2.6 50 1.9 50 Submit Document Feedback 1.6 50 1.3 50 ns ns Mbps Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 6.13 Switching Characteristics: VCCA = 1.8 V ± 0.15 V over recommended operating free-air temperature range, VCCA = 1.8 V ± 0.15 V (unless otherwise noted) PARAMETER tpd FROM (INPUT) TO (OUTPUT) A B ten OE tdis OE VCCB = 1.8 V ± 0.15 V VCCB = 2.5 V ± 0.2 V VCCB = 3.3 V ± 0.3 V VCCB = 5 V ± 0.5 V UNIT MIN MAX MIN MAX MIN MAX MIN MAX B 1.6 11 1.4 7.7 1.3 6.8 1.2 6.5 A 1.5 12 1.2 8.4 0.8 7.6 0.5 7.1 A 1 1 1 1 B 1 1 1 1 ns μs A 5.9 26.7 5.6 21.6 5.4 18.9 4.8 18.7 B 6.1 33.9 5.2 23.7 5 19.9 5 17.6 A-port rise and fall times 0.7 5.1 0.7 5 1 5 0.7 5 ns trB, tfB B-port rise and fall times 1 7.3 0.7 5 0.7 3.9 0.6 3.8 ns tSK(O) Channel-to-channel skew 0.6 ns trA, tfA 0.8 Max data rate 0.7 52 0.6 60 60 60 ns Mbps 6.14 Switching Characteristics: VCCA = 2.5 V ± 0.2 V over recommended operating free-air temperature range, VCCA = 2.5 V ± 0.2 V (unless otherwise noted) PARAMETER tpd FROM (INPUT) TO (OUTPUT) A B ten OE tdis OE VCCB = 2.5 V ± 0.2 V VCCB = 3.3 V ± 0.3 V VCCB = 5 V ± 0.5 V UNIT MIN MAX MIN MAX MIN MAX B 1.1 6.4 1 5.3 0.9 4.7 A 1 7 0.6 5.6 0.3 4.4 A 1 1 1 B 1 1 1 ns μs A 5 16.9 4.9 15 4.5 13.8 B 4.8 21.8 4.5 17.9 4.4 15.2 A-port rise and fall times 0.8 3.6 0.6 3.6 0.5 3.5 ns trB, tfB B-port rise and fall times 0.6 4.9 0.7 3.9 0.6 3.2 ns tSK(O) Channel-to-channel skew 0.3 ns trA, tfA 0.4 Max data rate 0.3 70 100 100 ns Mbps 6.15 Switching Characteristics: VCCA = 3.3 V ± 0.3 V over recommended operating free-air temperature range, VCCA = 3.3 V ± 0.3 V (unless otherwise noted) PARAMETER tpd FROM (INPUT) TO (OUTPUT) A B ten OE tdis OE VCCB = 3.3 V ± 0.3 V VCCB = 5 V ± 0.5 V UNIT MIN MAX MIN MAX B 0.9 4.9 0.8 4 A 0.5 5.4 0.2 4 A 1 1 B 1 1 A 4.5 13.9 4.1 12.4 B 4.1 17.3 4 14.4 ns μs ns trA, tfA A-port rise and fall times 0.5 3 0.5 3 ns trB, tfB B-port rise and fall times 0.7 3.9 0.6 3.2 ns tSK(O) Channel-to-channel skew Max data rate 0.4 100 0.3 100 ns Mbps Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 9 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 6.16 Operating Characteristics TA = 25°C VCCA 1.2 V PARAMETER 1.2 V CpdA CpdB CpdA CpdB 10 B-port input, A-port output A-port input, B-port output B-port input, A-port output A-port input, B-port output B-port input, A-port output A-port input, B-port output B-port input, A-port output 1.8 V TEST CONDITIONS CL = 0, f = 10 MHz, tr = tf = 1 ns, OE = VCCA (outputs enabled) CL = 0, f = 10 MHz, tr = tf = 1 ns, OE = GND (outputs disabled) 2.5 V 2.5 V 3.3 V 5V 3.3 V to 5V VCCB 5V A-port input, B-port output 1.5 V 1.8 V 1.8 V 1.8 V 2.5 V UNIT TYP TYP TYP TYP TYP TYP TYP 9 8 7 7 7 7 8 12 11 11 11 11 11 11 35 26 27 27 27 27 28 26 19 18 18 18 20 21 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.03 0.01 0.01 0.01 0.01 0.01 0.01 0.03 Submit Document Feedback pF pF Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 6.17 Typical Characteristics VCCB = 3.3 V VCCB = 3.3 V Figure 6-1. Input Capacitance for OE Pin (CI) vs Power Supply (VCCA) Figure 6-2. Capacitance for A Port I/O Pins (CIO) vs Power Supply (VCCA) VCCA = 1.8 V Figure 6-3. Capacitance fpr B Port I/O Pins (CIO) vs Power Supply (VCCB) Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 11 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 7 Parameter Measurement Information 2 × VCCO From Output Under Test 50 kW From Output Under Test 15 pF 15 pF 1 MW Open 50 kW TEST tPZL/tPLZ tPHZ/tPZH LOAD CIRCUIT FOR ENABLE/DISABLE TIME MEASUREMENT LOAD CIRCUIT FOR MAX DATA RATE, PULSE DURATION PROPAGATION DELAY OUTPUT RISE AND FALL TIME MEASUREMENT S1 S1 2 × VCCO Open VCCI Input VCCI/2 VCCI/2 0V tPLH tPHL tw Output VCCO/2 0.9 y VCCO 0.1 y VCCO tr VOH VCCI VCCO/2 tf VOL Input VCCI/2 0V VOLTAGE WAVEFORMS PULSE DURATION VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES A. B. C. D. E. F. G. VCCI/2 CL includes probe and jig capacitance. All input pulses are supplied by generators having the following characteristics: PRRv10 MHz, ZO = 50 Ω, dv/dt ≥ 1 V/ns. The outputs are measured one at a time, with one transition per measurement. tPLH and tPHL are the same as tpd. VCCI is the VCC associated with the input port. VCCO is the VCC associated with the output port. All parameters and waveforms are not applicable to all devices. Figure 7-1. Load Circuits and Voltage Waveforms 12 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 8 Detailed Description 8.1 Overview The TXB0108 device is an 8-bit, directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. The device is a buffered architecture with edge-rate accelerators (one-shots) to improve the overall data rate. This device can only translate push-pull CMOS logic outputs. If for open-drain signal translation, please refer to TI TXS products. 8.2 Functional Block Diagram Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 13 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 8.3 Feature Description 8.3.1 Architecture The TXB0108 architecture (see Figure 8-1) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a dc state, the output drivers of the TXB0108 can maintain a high or low, but are designed to be weak so that they can be overdriven by an external driver when data on the bus starts flowing the opposite direction. The output one-shots detect rising or falling edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one-shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is 70 Ω at VCCO = 1.2 V to 1.8 V, 50 Ω at VCCO = 1.8 V to 3.3 V and 40 Ω at VCCO = 3.3 V to 5 V. VCCA VCCB One Shot T1 4k One Shot T2 A B One Shot T3 4k T4 One Shot Figure 8-1. Architecture of TXB0108 I/O Cell 8.3.2 Input Driver Requirements Typical IIN vs VIN characteristics of the TXB0108 are shown in Figure 8-2. For proper operation, the device driving the data I/Os of the TXB0108 must have drive strength of at least ±2 mA. IIN VT/4 kW VIN –(VD – VT)/4 kW A. VT is the input threshold voltage of the TXB0108 (typically VCCI/2). B. VD is the supply voltage of the external driver. Figure 8-2. Typical IIN vs VIN Curve 14 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 8.3.3 Output Load Considerations TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper O.S. triggering takes place. PCB signal trace-lengths should be kept short enough such that the round-trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 10 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic ICC, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the TXB0108 output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. re-triggering, bus contention, output signal oscillations, or other adverse system-level affects. 8.3.4 Enable and Disable The TXB0108 has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time (tdis) indicates the delay between when OE goes low and when the outputs actually get disabled (Hi-Z). The enable time (ten) indicates the amount of time the user must allow for the one-shot circuitry to become operational after the OE is high. 8.3.5 Pullup or Pulldown Resistors on I/O Lines The TXB0108 is designed to drive capacitive loads of up to 70 pF. The output drivers of the TXB0108 have low dc drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than 50 kΩ to ensure that they do not contend with the output drivers of the TXB0108. For the same reason, the TXB0108 should not be used in applications such as I2C or 1-Wire where an open-drain driver is connected on the bidirectional data I/O. For these applications, use a device from the TI TXS01xx series of level translators. 8.4 Device Functional Modes The TXB0108 device has two functional modes, enabled and disabled. To disable the device, set the OE input low, which places all I/Os in a high impedance state. Setting the OE input high will enable the device. Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 15 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 9 Application and Implementation Note Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality. 9.1 Application Information The TXB0108 can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. It can only translate push-pull CMOS logic outputs. If for opendrain signal translation, please refer to TI TXS010X products. Any external pulldown or pullup resistors are recommended to be larger than 50kΩ. 9.2 Typical Application Figure 9-1. Typical Operating Circuit 9.2.1 Design Requirements For this design example, use the parameters listed in Table 9-1. Make sure the VCCA ≤VCCB. Table 9-1. Design Parameters DESIGN PARAMETER EXAMPLE VALUE Input voltage range 1.2 V to 3.6 V Output voltage range 1.65 V to 5.5 V 9.2.2 Detailed Design Procedure To begin the design process, determine the following: • Input voltage range - Use the supply voltage of the device that is driving the TXB0108 device to determine the input voltage range. For a valid logic high the value must exceed the VIH of the input port. For a valid logic low, the value must be less than the VIL of the input port. • Output voltage range - Use the supply voltage of the device that the TXB0108 device is driving to determine the output voltage range. 16 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 - Do not recommend having the external pullup or pulldown resistors. If mandatory, it is recommended the value should be larger than 50 kΩ. • An external pulldown or pullup resistor decreases the output VOH and VOL. Use the below equations to draft estimate the VOH and VOL as a result of an external pulldown and pullup resistor. VOH = VCCx × RPD / (RPD + 4.5 kΩ) VOL = VCCx × 4.5kΩ / (RPU + 4.5 kΩ) Where: • VCCx is the output port supply voltage on either VCCA or VCCB • RPD is the value of the external pull down resistor • RPU is the value of the external pull up resistor • 4.5 kΩ is the counting the variation of the serial resistor 4 kΩ in the I/O line. Refer to the Effects of external pullup and pulldown resistors on TXB application note 9.2.3 Application Curves Figure 9-2. Level-Translation of a 2.5-MHz Signal Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 17 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 10 Power Supply Recommendations During operation, ensure that VCCA ≤ VCCB at all times. During power-up sequencing, VCCA ≥ VCCB does not damage the device, so any power supply can be ramped up first. The TXB0108 has circuitry that disables all output ports when either VCC is switched off (VCCA/B = 0 V). The output-enable (OE) input circuit is designed so that it is supplied by VCCA and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power-up or power-down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until VCCA and VCCB are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver. 11 Layout 11.1 Layout Guidelines To ensure reliability of the device, the following common printed-circuit board layout guidelines is recommended. • • • Bypass capacitors should be used on power supplies and should be placed as close as possible to the VCCA, VCCB pin and GND pin. Short trace lengths should be used to avoid excessive loading. PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one-shot duration, approximately 10 ns, ensuring that any reflection encounters low impedance at the source driver. 11.2 Layout Example 18 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 12 Device and Documentation Support 12.1 Receiving Notification of Documentation Updates To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Subscribe to updates to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document. 12.2 Support Resources TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need. Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use. 12.3 Trademarks TI E2E™ is a trademark of Texas Instruments. All trademarks are the property of their respective owners. 12.4 Electrostatic Discharge Caution This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. 12.5 Glossary TI Glossary This glossary lists and explains terms, acronyms, and definitions. 13 Mechanical, Packaging, and Orderable Information The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation. Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 19 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 13.1 Package Addendum 13.1.1 Tape and Reel Information REEL DIMENSIONS TAPE DIMENSIONS P1 K0 B0 W Reel Diameter Cavity A0 B0 K0 W P1 A0 Dimension designed to accommodate the component width Dimension designed to accommodate the component length Dimension designed to accommodate the component thickness Overall width of the carrier tape Pitch between successive cavity centers Reel Width (W1) QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE Sprocket Holes Q1 Q2 Q1 Q2 Q3 Q4 Q3 Q4 User Direction of Feed Pocket Quadrants *All dimensions are nominal 20 Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant TXB0108DQSR USON DQS 20 3000 177.8 12.4 2.21 4.22 0.81 4.0 12.0 Q1 TXB0108RGYR VQFN RGY 20 3000 330.0 12.4 3.8 4.8 1.6 8.0 12.0 Q1 TXB0108YZPR DSBGA YZP 20 3000 180.0 8.4 1.99 2.49 0.56 4.0 8.0 Q1 TXB0108YZPR2 DSBGA YZP 20 3000 180.0 8.4 1.99 2.49 0.56 4.0 8.0 Q2 TXB0108ZXYR BGA MICROSTAR JUNIOR ZXY 20 2500 330.0 12.4 2.8 4.22 3.3 1.0 12.0 Q2 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 TXB0108 www.ti.com SCES643H – NOVEMBER 2006 – REVISED AUGUST 2020 TAPE AND REEL BOX DIMENSIONS Width (mm) W L H Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TXB0108DQSR USON DQS 20 3000 202.0 201.0 28.0 TXB0108RGYR VQFN RGY 20 3000 355.0 350.0 50.0 TXB0108YZPR DSBGA YZP 20 3000 182.0 182.0 20.0 TXB0108YZPR2 DSBGA YZP 20 3000 182.0 182.0 20.0 TXB0108ZXYR BGA MICROSTAR JUNIOR ZXY 20 2500 336.6 336.6 28.6 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TXB0108 21 PACKAGE OPTION ADDENDUM www.ti.com 26-May-2021 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking (3) (4/5) (6) TXB0108DQSR ACTIVE USON DQS 20 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 85 5MR 5MH TXB0108NMER ACTIVE NFBGA NME 20 2500 RoHS & Green SNAGCU Level-2-260C-1 YEAR -40 to 85 29WW TXB0108PWR ACTIVE TSSOP PW 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 YE08 TXB0108PWRG4 ACTIVE TSSOP PW 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 YE08 TXB0108RGYR ACTIVE VQFN RGY 20 3000 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 YE08 TXB0108YZPR ACTIVE DSBGA YZP 20 3000 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 85 5M TXB0108YZPR2 ACTIVE DSBGA YZP 20 3000 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 85 EK (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
TXB0108DQSR 价格&库存

很抱歉,暂时无法提供与“TXB0108DQSR”相匹配的价格&库存,您可以联系我们找货

免费人工找货