0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
CAT25C256P-TE13

CAT25C256P-TE13

  • 厂商:

    CATALYST

  • 封装:

  • 描述:

    CAT25C256P-TE13 - 128K/256K-Bit SPI Serial CMOS E2PROM - Catalyst Semiconductor

  • 详情介绍
  • 数据手册
  • 价格&库存
CAT25C256P-TE13 数据手册
CAT25C128/256 128K/256K-Bit SPI Serial CMOS E2PROM FEATURES s 5 MHz SPI Compatible s 1.8 to 6.0 Volt Operation s Hardware and Software Protection s Zero Standby Current s Low Power CMOS Technology s SPI Modes (0,0 &1,1) s Commercial, Industrial and Automotive s 100,000 Program/Erase Cycles s 100 Year Data Retention s Self-Timed Write Cycle s 8-Pin DIP/SOIC, 16-Pin SOIC, 14-Pin TSSOP and 20-Pin TSSOP s 64-Byte Page Write Buffer s Block Write Protection Temperature Ranges – Protect 1/4, 1/2 or all of E2PROM Array DESCRIPTION The CAT25C128/256 is a 128K/256K-Bit SPI Serial CMOS E2PROM internally organized as 16Kx8/32Kx8 bits. Catalyst’s advanced CMOS Technology substantially reduces device power requirements. The CAT25C128/256 features a 64-byte page write buffer. The device operates via the SPI bus serial interface and is enabled though a Chip Select (CS). In addition to the Chip Select, the clock input (SCK), data in (SI) and data out (SO) are required to access the device. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence. The CAT25C128/ 256 is designed with software and hardware write protection features including Block Lock protection. The device is available in 8-pin DIP, 8-pin SOIC, 16-pin SOIC, 14-pin TSSOP and 20-pin TSSOP packages. PIN CONFIGURATION SOIC Package (S, K) TSSOP Package (U14) CS SO WP VSS 1 2 3 4 8 7 6 5 VCC HOLD SCK SI BLOCK DIAGRAM DIP Package (P) CS SO WP VSS 1 2 3 4 8 7 6 5 VCC HOLD SCK SI SENSE AMPS SHIFT REGISTERS SOIC Package (S16) CS SO NC NC NC NC WP VSS 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VCC HOLD NC NC NC NC SCK SI CS SO NC NC NC WP VSS 1 2 3 4 5 6 7 14 13 12 11 10 9 8 VCC HOLD NC NC NC SCK SI WORD ADDRESS BUFFERS COLUMN DECODERS TSSOP Package (U20) NC CS SO SO NC NC WP VSS NC NC PIN FUNCTIONS Pin Name SO SCK WP VCC VSS CS SI HOLD NC 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 NC VCC HOLD HOLD NC NC SCK SI NC NC SO SI CS WP HOLD SCK I/O CONTROL SPI CONTROL LOGIC BLOCK PROTECT LOGIC CONTROL LOGIC XDEC E2PROM ARRAY Function Serial Data Output Serial Clock Write Protect +1.8V to +6.0V Power Supply Ground Chip Select Serial Data Input Suspends Serial Input No Connect STATUS REGISTER DATA IN STORAGE HIGH VOLTAGE/ TIMING CONTROL 25C128 F02 Note: CAT25C256 not available in 8-Lead S or U packages. Doc. No. 25088-00 1/01 © 2001 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice 1 CAT25C128/256 ABSOLUTE MAXIMUM RATINGS* Temperature Under Bias ................. –55°C to +125°C Storage Temperature ....................... –65°C to +150°C Voltage on any Pin with Respect to VSS(1) .................. –2.0V to +VCC +2.0V VCC with Respect to VSS ................................ –2.0V to +7.0V Package Power Dissipation Capability (Ta = 25°C) ................................... 1.0W Lead Soldering Temperature (10 secs) ............ 300°C Output Short Circuit Current(2) ........................ 100 mA RELIABILITY CHARACTERISTICS Symbol NEND (3) *COMMENT Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability. Parameter Endurance Data Retention ESD Susceptibility Latch-Up Min. 100,000 100 2000 100 Max. Units Cycles/Byte Years Volts mA Reference Test Method MIL-STD-883, Test Method 1033 MIL-STD-883, Test Method 1008 MIL-STD-883, Test Method 3015 JEDEC Standard 17 TDR(3) VZAP(3) ILTH(3)(4) D.C. OPERATING CHARACTERISTICS VCC = +1.8V to +6.0V, unless otherwise specified. Limits Symbol ICC1 ICC2 ISB ILI ILO VIL(3) VIH(3) VOL1 VOH1 VOL2 VOH2 Parameter Power Supply Current (Operating Write) Power Supply Current (Operating Read) Power Supply Current (Standby) Input Leakage Current Output Leakage Current Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage Output Low Voltage Output High Voltage VCC-0.2 VCC - 0.8 0.2 -1 VCC x 0.7 Min. Typ. Max. 10 2 0 2 3 VCC x 0.3 VCC + 0.5 0.4 Units mA mA µA µA µA V V V V V V 4.5V≤VCC
CAT25C256P-TE13
1. 物料型号: - CAT25C128/256

2. 器件简介: - CAT25C128/256是一款128K/256K-Bit SPI串行CMOS E2PROM,内部组织为16Kx8/32Kx8位。该器件采用Catalyst的先进CMOS技术,显著降低设备功耗。CAT25C128/256具有64字节页面写缓冲区。通过SPI总线串行接口操作,并由片选(CS)启用。除了片选外,还需要时钟输入(SCK)、数据输入(SI)和数据输出(SO)来访问设备。HOLD引脚可用于暂停任何串行通信,而无需重置串行序列。CAT25C128/256设计有软件和硬件写保护特性,包括块锁定保护。

3. 引脚分配: - SO:串行数据输出 - SCK:串行时钟 - WP:写保护 - VCC:+1.8V至+6.0V电源供电 - VSS:地 - CS:片选 - SI:串行数据输入 - HOLD:暂停串行输入 - NC:无连接

4. 参数特性: - 5MHz SPI兼容 - 100,000次编程/擦除周期 - 1.8至6.0伏操作 - 100年数据保持 - 硬件和软件保护 - 自定时写周期 - 零待机电流 - 提供8引脚DIP/SOIC、16引脚SOIC、14引脚TSSOP和20引脚TSSOP封装 - 64字节页面写缓冲区 - 块写保护 - 可保护E2PROM阵列的1/4、1/2或全部

5. 功能详解: - 支持SPI总线数据传输协议,与当今流行的微控制器直接接口。 - 包含8位指令寄存器,通过SI引脚接收操作码,通过SCK引脚时钟输入。 - WP引脚用于硬件写保护,当WP引脚为低且状态寄存器中的WPEN位设置为“1”时,所有对状态寄存器的写操作被禁止。 - HOLD引脚用于暂停串行传输,而无需重新传输整个序列。

6. 应用信息: - 适用于商业、工业和汽车温度范围。

7. 封装信息: - 8引脚DIP/SOIC、16引脚SOIC、14引脚TSSOP和20引脚TSSOP封装。
CAT25C256P-TE13 价格&库存

很抱歉,暂时无法提供与“CAT25C256P-TE13”相匹配的价格&库存,您可以联系我们找货

免费人工找货