CAT5112 32-Tap Digitally Programmable Potentiometer (DPP™) with Buffered Wiper
FEATURES
32-position linear taper potentiometer Non-volatile EEPROM wiper storage; buffered wiper Low power CMOS technology Single supply operation: 2.5V-6.0V Increment up/down serial interface Resistance values: 10kΩ, 50kΩ and 100kΩ Available in PDIP, SOIC, TSSOP and MSOP packages
DESCRIPTION
The CAT5112 is a single digitally programmable potentiometer (DPP™) designed as a electronic replacement for mechanical potentiometers. Ideal for automated adjustments on high volume production lines, they are also well suited for applications where equipment requiring periodic adjustment is either difficult to access or located in a hazardous or remote environment. The CAT5112 contains a 32-tap series resistor array connected between two terminals RH and RL. An up/down counter and decoder that are controlled by three input pins, determines which tap is connected to the wiper, RWB. The CAT5112 wiper is buffered by an op amp that operates rail to rail. The wiper setting, stored in non-volatile memory, is not lost when the device is powered down and is automatically recalled when power is returned. The wiper can be adjusted to test new system values without effecting the stored setting. Wiper-control of the CAT5112 is ¯¯ ¯ accomplished with three input control pins, CS, U/D, ¯¯¯ ¯¯¯ and INC. The INC input increments the wiper in the direction which is determined by the logic state of the ¯ ¯¯ U/D input. The CS input is used to select the device and also store the wiper position prior to power down. The digitally programmable potentiometer can be used as a buffered voltage divider. For applications where the potentiometer is used as a 2-terminal variable resistor, please refer to the CAT5114. The buffered wiper of the CAT5112 is not compatible with that application.
APPLICATIONS
Automated product calibration Remote control adjustments Offset, gain and zero control Tamper-proof calibrations Contrast, brightness and volume controls Motor controls and feedback systems Programmable analog functions
For Ordering Information details, see page 10.
FUNCTIONAL DIAGRAM
RH VCC RH U/D INC CS Power On Recall Control and Memory
+
RWB
+ –
RL RL Electronic Potentiometer Implementation RWB
–
GND
© 2007 Catalyst Semiconductor, Inc. Characteristics subject to change without notice
1
Doc. No. MD-2002 Rev. M
CAT5112
PIN CONFIGURATION
PDIP 8-Lead (L) SOIC 8 Lead (V) MSOP 8 Lead (Z)
¯¯¯ INC 1 ¯ U/D 2 RH 3 GND 4 8 VCC ¯¯ 7 CS 6 RL 5 RWB
PIN DESCRIPTIONS
Name Function TSSOP 8 Lead (Y)
¯¯ CS 1 VCC 2 ¯¯¯ INC 3 ¯ U/D 4 8 RL 7 RWB 6 GND 5 RH
¯¯¯ INC ¯ U/D RH RWB RL ¯¯ CS VCC
Increment Control Up/Down Control Potentiometer High Terminal Buffered Wiper Terminal Potentiometer Low Terminal Chip Select Supply Voltage
CAT
CAT
GND Ground
PIN DESCRIPTION
¯¯¯ INC: Increment Control Input ¯¯¯ The INC input (on the falling edge) moves the wiper in the up or down direction determined by the condition ¯ of the U/D input. ¯ U/D: Up/Down Control Input ¯ The U/D input controls the direction of the wiper ¯¯ movement. When in a high state and CS is low, any ¯¯¯ high-to-low transition on INC will cause the wiper to move one increment toward the RH terminal. When in ¯¯ a low state and CS is low, any high-to-low transition ¯¯¯ on INC will cause the wiper to move one increment towards the RL terminal. RH: High End Potentiometer Terminal RH is the high end terminal of the potentiometer. It is not required that this terminal be connected to a potential greater than the RL terminal. Voltage applied to the RH terminal cannot exceed the supply voltage, VCC or go below ground, GND. RWB: Wiper Potentiometer Terminal (Buffered) RWB is the buffered wiper terminal of the potentio– meter. Its position on the resistor array is controlled by ¯¯¯ ¯ ¯¯ the control inputs, INC, U/D and CS. RL: Low End Potentiometer Terminal RL is the low end terminal of the potentiometer. It is not required that this terminal be connected to a potential less than the RH terminal. Voltage applied to the RL terminal cannot exceed the supply voltage, VCC or go below ground, GND. RL and RH are electrically interchangeable. ¯¯ CS: Chip Select The chip select input is used to activate the control input of the CAT5112 and is active low. When in a ¯¯¯ ¯ high state, activity on the INC and U/D inputs will not affect or change the position of the wiper.
DEVICE OPERATION
The CAT5112 operates like a digitally controlled potentiometer with RH and RL equivalent to the high and low terminals and RWB equivalent to the mecha– nical potentiometer's wiper. There are 32 available tap positions including the resistor end points, RH and RL. There are 31 resistor elements connected in series between the RH and RL terminals. The wiper terminal is connected to one of the 32 taps and controlled by ¯¯¯ ¯ ¯¯ three inputs, INC, U/D and CS. These inputs control a five-bit up/down counter whose output is decoded to select the wiper position. The selected wiper position can be stored in nonvolatile memory using the INC ¯¯ and CS inputs. ¯¯ With CS set LOW the CAT5112 is selected and will ¯ ¯¯¯ respond to the U/D and INC inputs. HIGH to LOW ¯¯¯ transitions on INC wil increment or decrement the ¯ wiper (depending on the state of the U/D input and five-bit counter). The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. The value of the ¯¯ counter is stored in nonvolatile memory whenever CS ¯¯¯ transitions HIGH while the INC input is also HIGH. When the CAT5112 is powered-down, the last stored wiper counter position is maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the counter is set to the value stored. ¯¯¯ With INC set low, the CAT5112 may be deselected and powered down without storing the current wiper position in nonvolatile memory. This allows the system to always power up to a preset value stored in nonvolatile memory.
Doc. No. MD-2002 Rev. M
2
© 2007 Catalyst Semiconductor, Inc. Characteristics subject to change without notice
CAT5112
OPERATION MODES ¯¯¯ INC High to Low High to Low High Low X ¯¯ CS Low Low Low to High Low to High High ¯ U/D High Low X X X Operation Wiper toward RH Wiper toward RL Store Wiper Position No Store, Return to Standby Standby
CL RL Potentiometer Equivalent Circuit CH RWI RWB CW RH
ABSOLUTE MAXIMUM RATINGS(1) Parameters Supply Voltage VCC to GND Inputs ¯¯ CS to GND ¯¯¯ INC to GND ¯ U/D to GND RH to GND RL to GND RWB to GND Symbol VZAP(2) ILTH(2) (3) TDR NEND Ratings -0.5 to +7V -0.5 to VCC +0.5 -0.5 to VCC +0.5 -0.5 to VCC +0.5 -0.5 to VCC +0.5 -0.5 to VCC +0.5 -0.5 to VCC +0.5 Units V V V V V V V Parameters Operating Ambient Temperature Commercial (‘C’ or Blank suffix) Industrial (‘I’ suffix) Junction Temperature Storage Temperature Lead Soldering (10s max) Ratings 0 to 70 -40 to +85 +150 -65 to 150 +300 Units ºC ºC ºC ºC ºC
RELIABILITY CHARACTERISTICS Parameter ESD Susceptibility Latch-Up Data Retention Endurance Test Method MIL-STD-883, Test Method 3015 JEDEC Standard 17 MIL-STD-883, Test Method 1008 MIL-STD-883, Test Method 1003 Min 2000 100 100 1,000,000 Typ Max Units V mA Years Stores
DC ELECTRICAL CHARACTERISTICS VCC = +2.5V to +6V unless otherwise specified Power Supply Symbol VCC ICC1 ICC2 ISB1(3) Parameter Operating Voltage Range Supply Current (Increment) Supply Current (Write) Supply Current (Standby) VCC = 6V, f = 1MHz, IW = 0 VCC = 6V, f = 250kHz, IW = 0 Programming, VCC = 6V VCC = 3V ¯¯ CS = VCC - 0.3V ¯ ¯¯¯ U/D, INC = VCC - 0.3V or GND Conditions Min 2.5 – – – – – Typ – – – – – 75 Max 6 200 100 1000 500 150 Units V µA µA µA µA µA
Notes: (1) Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability. (2) (3) (4) (5) This parameter is tested initially and after a design or process change that affects the parameter. Latch-up protection is provided for stresses up to 100mA on address and data pins from -1V to VCC + 1V IW = source or sink These parameters are periodically sampled and are not 100% tested.
© 2007 Catalyst Semiconductor, Inc. Characteristics subject to change without notice
3
Doc. No. MD-2002 Rev. M
CAT5112
Logic Inputs Symbol IIH IIL VIH1 VIL1 VIH2 VIL2 Parameter Input Leakage Current Input Leakage Current TTL High Level Input Voltage TTL Low Level Input Voltage CMOS High Level Input Voltage CMOS Low Level Input Voltage Conditions VIN = VCC VIN = 0V 4.5V ≤ VCC ≤ 5.5V 2.5V ≤ VCC ≤ 6V Min – – 2 0 VCC x 0.7 -0.3 Typ – – – – – – Max 10 -10 VCC 0.8 VCC + 0.3 VCC x 0.2 Units µA µA V V V V
Potentiometer Characteristics Symbol RPOT Parameter Potentiometer Resistance Pot. Resistance Tolerance VRH VRL INL DNL ROUT IOUT TCRPOT TCRATIO CRH/CRL/CRW fc VWB(SWING) Voltage on RH pin Voltage on RL pin Resolution Integral Linearity Error Differential Linearity Error Buffer Output Resistance Buffer Output Current TC of Pot Resistance Ratiometric TC Potentiometer Capacitances Frequency Response Output Voltage Range Passive Attenuator, 10kΩ IOUT ≤ 100µA, VCC = 5V 0.01VCC IW ≤ 2µA IW ≤ 2µA 0.05VCC ≤ VWB ≤ 0.95VCC, VCC = 5V 0.05VCC ≤ VWB ≤ 0.95VCC, VCC = 5V 300 20 8/8/25 1.7 0.99VCC 0 0 1 0.5 0.25 1 0.5 1 3 Conditions -10 Device -50 Device -00 Device Min Typ 10 50 100 ±20 VCC VCC % V V % LSB LSB Ω mA ppm/ºC ppm/ºC pF MHz kΩ Max Units
Doc. No. MD-2002 Rev. M
4
© 2007 Catalyst Semiconductor, Inc. Characteristics subject to change without notice
CAT5112
AC CONDITIONS OF TEST VCC Range Input Pulse Levels Input Rise and Fall Times Input Reference Levels 2.5V ≤ VCC ≤ 6V 0.2VCC to 0.7VCC 10ns 0.5VCC
AC OPERATING CHARACTERISTICS VCC = +2.5V to +6.0V, VH = VCC, VL = 0V, unless otherwise specified Symbol tCI tDI tID tIL tIH tIC tCPH tCPH tIW tCYC tR, tF tPU
(2) (2)
Parameter ¯¯ ¯¯¯ CS to INC Setup ¯ ¯¯¯ U/D to INC Setup ¯ ¯¯¯ U/D to INC Hold ¯¯¯ INC LOW Period ¯¯¯ INC HIGH Period ¯¯¯ ¯¯ INC Inactive to CS Inactive ¯¯ CS Deselect Time (NO STORE) ¯¯ CS Deselect Time (STORE) ¯¯¯ INC to VOUT Change ¯¯¯ INC Cycle Time ¯¯¯ INC Input Rise and Fall Time Power-up to Wiper Stable Store Cycle
Min 100 50 100 250 250 1 100 10 – 1 – – –
Typ(1) – – – – – – – – 1 – – – 5
Max – – – – – – – – 5 – 500 1 10
Units ns ns ns ns ns µs ns ms µs µs µs ms ms
tWR
A.C. TIMING
CS (store) tCPH 90% 10% tDI U /D tID tF tR 90%
tCI INC
tIL
tCYC
tIH
tIC
tIW RWB
MI(3)
Notes: (1) (2) (3) Typical values are for TA = 25ºC and nominal supply voltage. This parameter is periodically sampled and not 100% tested. MI in the A.C. Timing diagram refers to the minimum incremental change in the W output due to a change in the wiper position.
© 2007 Catalyst Semiconductor, Inc. Characteristics subject to change without notice
5
Doc. No. MD-2002 Rev. M
CAT5112
PACKAGE OUTLINES
PDIP 8-LEAD (300MIL) (L)
E1
D
E
A2
A
c
A1
L
e b2 b
eB
SYMBOL A A1 A2 b b2 c D E E1 e eB L
MIN 0.38 3.05 0.36 1.14 0.21 9.02 7.62 6.09 7.87 2.92
NOM
MAX 4.57 3.81 0.56 1.77 0.35 10.16 8.25 7.11 9.65 3.81
0.46 0.26 7.87 6.35 2.54 BSC
For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.
Notes: (1) All dimensions are in millimeters. (2) Complies with JEDEC Standard MS001. (3) Dimensioning and tolerancing per ANSI Y14.5M-1982
Doc. No. MD-2002 Rev. M
6
© 2007 Catalyst Semiconductor, Inc. Characteristics subject to change without notice
CAT5112
SOIC 8-LEAD NARROW BODY (150MIL) (V)
E1 E
D A Ө1 e b A1
h x 45 C
L
SYMBOL A1 A b C D E E1 e h L Ө1
MIN 0.10 1.35 0.33 0.19 4.80 5.80 3.80
NOM
MAX 0.25 1.75 0.51 0.25 5.00 6.20 4.00
1.27 BSC 0.25 0.40 0° 0.50 1.27 8°
For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.
Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC Specification MS-012.
© 2007 Catalyst Semiconductor, Inc. Characteristics subject to change without notice
7
Doc. No. MD-2002 Rev. M
CAT5112
8-LEAD TSSOP (Y)
D
8 5
SEE DETAIL A
c E E1
E/2
1
4
GAGE PLANE
PIN #1 IDENT. 0.25 θ1 A2 L SEATING PLANE SEE DETAIL A A
e b
A1
SYMBOL A A1 A2 b c D E E1 e L θ1
MIN 0.05 0.80 0.19 0.09 2.90 6.30 4.30 0.50 0.00
NOM
MAX 1.20 0.15 1.05 0.30 0.20 3.10 6.50 4.50 0.75 8.00
0.90
3.00 6.4 4.40 0.65 BSC 0.60
For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.
Notes: (1) (2) All dimensions are in millimeters. Complies with JEDEC Standard MO-153
Doc. No. MD-2002 Rev. M
8
© 2007 Catalyst Semiconductor, Inc. Characteristics subject to change without notice
CAT5112
8-LEAD MSOP (Z)
E1
E
e
e
e
D GAUGE PLANE A2 A
c
L2
θ
b A1 L L1
SYMBOL A A1 A2 b c D E E1 e L L1 L2 Ө
MIN 0.05 0.75 0.28 2.90 4.80 2.90 0.35
NOM 0.10 0.85 0.33 3.00 4.90 3.00 0.65 BSC 0.45
MAX 1.1 0.15 0.95 0.38 3.10 5.00 3.10 0.55
0º
6º
For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.
Notes: (1) (2) (3) All dimensions are in millimeters. Angles in degrees. Complies with JEDEC Specification MS-187. Stand off height/coplanarity are considered as special characteristics.
© 2007 Catalyst Semiconductor, Inc. Characteristics subject to change without notice
9
Doc. No. MD-2002 Rev. M
CAT5112
EXAMPLE OF ORDERING INFORMATION
Prefix CAT Device # 5112 Suffix V I -10 – G(4) T3
Optional Company ID Product Number 5112
Temperature Range I = Industrial (-40ºC to 85ºC) Resistance -10: 10k ohms -50: 50k ohms -00: 100k ohms
Tape & Reel T: Tape & Reel 3: 3000/Reel Lead Finish Blank: Matte-Tin G: NiPdAu
Package L: PDIP V: SOIC Y: TSSOP Z: MSOP
Notes: (1) (2) (3) (4)
All packages are RoHS-compliant (Lead-free, Halogen-free). The standard lead finish is NiPdAu. This device used in the above example is a CAT5112VI-10-GT3 (SOIC, Industrial Temperature, 10kΩ, NiPdAu, Tape & Reel). For Matte-Tin finish, contact factory.
ORDERING PART NUMBER
CAT5112LI-10-G CAT5112LI-50-G CAT5112LI-00-G CAT5112VI-10-G CAT5112VI-50-G CAT5112VI-00-G CAT5112YI-10-G CAT5112YI-50-G CAT5112YI-00-G CAT5112ZI-10-G CAT5112ZI-50-G CAT5112ZI-00-G
Doc. No. MD-2002 Rev. M
10
© 2007 Catalyst Semiconductor, Inc. Characteristics subject to change without notice
REVISION HISTORY
Date 03/10/2007 03/29/2004 04/12/2004 06/04/2007 Rev. J K L M Reason Updated Potentiometer Parameters Change Green Package marking for SOIC from W to V Update Reel Ordering Information Add Package Outlines Update Example of Ordering Information Add MD- to the Document Number
Copyrights, Trademarks and Patents Trademarks and registered trademarks of Catalyst Semiconductor include each of the following: Beyond Memory™, DPP™, EZDim™, LDD™, MiniPot™ and Quad-Mode™ Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES. Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur. Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale. Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.
Catalyst Semiconductor, Inc. Corporate Headquarters 2975 Stender Way Santa Clara, CA 95054 Phone: 408.542.1000 Fax: 408.542.1200 www.catsemi.com
Document No: MD-2002 Revision: M Issue date: 06/04/07