CDB4224

CS4223 CS4224 24-Bit 105 dB Audio Codec with Volume Control Features 105 dB Dynamic Range A/D Converters 105 dB Dynamic Range D/A Converters 110 dB DAC Signal-to-Noise Ratio (EIAJ) Analog Volume Control (CS4224 only) Differential Inputs / Outputs On-chip Anti-aliasing and Output Smoothing Filters De-emphasis for 32, 44.1 and 48 kHz Supports Master and Slave Modes Single +5 V power supply On-Chip Crystal Oscillator 3 - 5 V Digital Interface Description The CS4223/4 is a highly integrated, high performance, 24-bit, audio codec providing stereo analog-to-digital and stereo digital-to-analog converters using delta-sigma conversion techniques. The device operates from a single +5 V power supply, and features low power consumption. Selectable de-emphasis filter for 32, 44.1, and 48 kHz sample rates is also included. The CS4224 includes an analog volume control capable of 113.5 dB attenuation in 0.5 dB steps. The analog volume control architecture preserves dynamic range during attenuation. Volume control changes are implemented using a “soft” ramping or zero crossing technique. Applications include digital effects processors, DAT, and multitrack recorders. ORDERING INFORMATION CS4223-KS -10 to +70 °C CS4223-BS -40 to +85 °C CS4223-DS -40 to +85 °C CS4224-KS -10 to +70 °C CDB4223/4 28-pin SSOP 28-pin SSOP 28-pin SSOP 28-pin SSOP Evaluation Board I (DIF1) (DIF0) (DEM0) (DEM1) 2 SCL/CCLK SDA/CDIN AD0/CS I C/SPI VL MCLK VD VA RST Control Port Voltage Reference Left DAC Volume Control Digital Filters with De-Emphasis Analog Low Pass and Output Stage * LRCK SCLK Serial Audio Data Interface AOUTL+ AOUTL- Right DAC Volume Control * AOUTR+ AOUTRAINLAINL+ AINRAINR+ SDOUT Digital Filters SDIN Left ADC Right ADC Clock OSC XTI XTO ( ) = CS4223 DGND AGND * = CS4224 © Cirrus Logic, Inc. http://www.cirrus.com Copyright Cirrus Logic, Inc. 2002 (All Rights Reserved) JAN ‘03 DS290F1 1 CS4223 CS4224 TABLE OF CONTENTS 1. CHARACTERISTICS AND SPECIFICATIONS ........................................................................ 4 SPECIFIED OPERATING CONDITIONS ................................................................................. 4 ABSOLUTE MAXIMUM RATINGS ........................................................................................... 4 ANALOG CHARACTERISTICS ................................................................................................ 5 SWITCHING CHARACTERISTICS .......................................................................................... 8 SWITCHING CHARACTERISTICS - CONTROL PORT - SPI MODE (CS4224) ..................... 9 SWITCHING CHARACTERISTICS - CONTROL PORT - I2C MODE (CS4224) .................... 10 2. TYPICAL CONNECTION DIAGRAM — CS4223 ................................................................... 11 3. TYPICAL CONNECTION DIAGRAM — CS4224 ................................................................... 12 4. REGISTER QUICK REFERENCE - CS4224 .......................................................................... 13 5. REGISTER DESCRIPTIONS - CS4224 .................................................................................. 14 5.1 ADC Control (address 01h)............................................................................................... 14 5.1.1 Power Down ADC (PDN) ............................................................................................... 14 5.1.2 Left and Right channel High Pass Filter Defeat (HPDR-HPDL)..................................... 14 5.1.3 Left and Right Channel ADC Muting (ADMR-ADML)..................................................... 14 5.1.4 Calibration Control (CAL)............................................................................................... 14 5.1.5 Calibration Status (CALP) (Read Only) ......................................................................... 14 5.1.6 Clocking Error (CLKE) (Read Only) ............................................................................... 15 5.2 DAC Control (address 02h)............................................................................................... 15 5.2.1 Mute on Consecutive Zeros (MUTC) ............................................................................. 15 5.2.2 Mute Control (MUTR-MUTL).......................................................................................... 15 5.2.3 Soft RAMP Control (SOFT)............................................................................................ 15 5.2.4 Soft RAMP Step Rate (RMP)......................................................................................... 16 5.3 Left Channel Output Attenuator Level (address 03h) ....................................................... 16 5.4 Right Channel Output Attenuator Level (address 04h) .................................................... 16 5.4.1 Attenuation level (ATT7-ATT0) ...................................................................................... 16 5.5 DSP Port Mode (address 05h).......................................................................................... 17 5.5.1 De-emphasis Control (DEM).......................................................................................... 17 5.5.2 Serial Input/Output Data SCLK Polarity Select (DSCK)................................................. 17 Contacting Cirrus Logic Support For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at: http://www.cirrus.com/corporate/contacts/sales.cfm IMPORTANT NOTICE "Preliminary" product information describes products that are in production, but for which full characterization data is not yet available. "Advance" product information describes products that are in development and subject to development changes. Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights of the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other parts of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan. An export license and/or quota needs to be obtained from the competent authorities of the Chinese Government if any of the products or technologies described in this material is subject to the PRC Foreign Trade Law and is to be exported or taken out of the PRC. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK. Purchase of I2C components of Cirrus Logic, Inc., or one of its sublicensed Associated Companies conveys a license under the Phillips I2C Patent Rights to use those components in a standard I2C system. Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners. 2 DS290F1 CS4223 CS4224 5.5.3 Serial Data Output Format (DOF).................................................................................. 17 5.5.4 Serial Data Input Format (DIF) ...................................................................................... 17 5.6 Converter Status Report (Read Only) (address 06h) ....................................................... 18 5.6.1 Left and Right Channel Acceptance Bit (ACCR-ACCL) ................................................ 18 5.6.2 Left and Right Channel ADC Output Level (LVR and LVL) ........................................... 18 5.7 Master Clock Control (address 07h) ................................................................................. 18 5.7.1 Master Clock Control (MCK).......................................................................................... 18 6. PIN DESCRIPTIONS — CS4223 ............................................................................................ 19 7. PIN DESCRIPTIONS — CS4224 ............................................................................................ 21 8. APPLICATIONS ..................................................................................................................... 23 8.1 Overview .......................................................................................................................... 23 8.2 Grounding and Power Supply Decoupling ....................................................................... 23 8.3 High Pass Filter ............................................................................................................... 23 8.4 Analog Outputs ................................................................................................................ 23 8.5 Master vs. Slave Mode .................................................................................................... 23 8.6 De-emphasis ................................................................................................................... 23 8.7 Power-up / Reset / Power Down Calibration ................................................................... 23 8.8 Control Port Interface (CS4224 only) .............................................................................. 24 8.8.1 SPI Mode ............................................................................................................ 24 8.8.2 I2C Mode ............................................................................................................. 24 8.9 Memory Address Pointer (MAP) ....................................................................................... 25 8.9.1 Auto-Increment Control (INCR) ..................................................................................... 25 8.9.2 Register Pointer (MAP).................................................................................................. 25 9. ADC/DAC FILTER RESPONSE .............................................................................................. 29 10. PARAMETER DEFINITIONS................................................................................................. 30 11. PACKAGE DIMENSIONS ..................................................................................................... 31 LIST OF FIGURES Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Figure 11. Figure 12. Figure 13. Figure 14. Figure 15. Figure 16. Figure 17. Figure 18. Figure 19. Figure 20. Figure 21. Figure 22. Serial Audio Port Data I/O Timing ............................................................................ 8 SPI Control Port Timing............................................................................................ 9 I2C Control Port Timing .......................................................................................... 10 CS4223 Recommended Connection Diagram ....................................................... 11 CS4224 Recommended Connection Diagram ....................................................... 12 Control Port Timing, SPI mode............................................................................... 25 Control Port Timing, I2C mode ............................................................................... 25 Serial Audio Format 0 (I2S) .................................................................................... 26 Serial Audio Format 1............................................................................................. 26 Serial Audio Format 2............................................................................................. 26 Serial Audio Format 3............................................................................................. 27 Optional Input Buffer .............................................................................................. 27 Single-ended Input Application............................................................................... 27 2- and 3-Pole Butterworth Filters............................................................................ 28 De-emphasis Curve................................................................................................ 28 Hybrid Analog/Digital Attenuation........................................................................... 28 ADC Filter Response.............................................................................................. 29 ADC Passband Ripple............................................................................................ 29 ADC Transition Band.............................................................................................. 29 DAC Filter Response.............................................................................................. 29 DAC Passband Ripple............................................................................................ 29 DAC Transition Band.............................................................................................. 29 DS290F1 3 CS4223 CS4224 LIST OF TABLES Table 1. Example Volume Settings ............................................................................................... 16 Table 2. Common Clock Frequencies ........................................................................................... 19 Table 3. Digital Interface Format - DIF1 and DIF0 ....................................................................... 20 Table 4. De-emphasis Control....................................................................................................... 20 Table 5. Common Clock Frequencies ........................................................................................... 21 4 DS290F1 CS4223 CS4224 1. CHARACTERISTICS AND SPECIFICATIONS (All Min/Max characteristics and specifications are guaranteed over the Specified Operating Conditions. Typical performance characteristics and specifications are derived from measurements taken at nominal supply voltages and TA = 25°C.) SPECIFIED OPERATING CONDITIONS (AGND, DGND = 0 V, all voltages with respect to 0 V.) Parameter Power Supplies Digital Analog Digital | VA - VD | Commercial (-KS) Industrial (-BS/-DS) Symbol VD VA VL TAC TAI Min 4.75 4.75 2.7 -10 -40 Nom 5.0 5.0 5.0 Max 5.25 5.25 5.25 0.4 70 85 Unit V V V V °C °C Ambient Operating Temperature ABSOLUTE MAXIMUM RATINGS Parameter Power Supplies Input Current Analog Input Voltage Digital Input Voltage Ambient Temperature Storage Temperature (AGND, DGND = 0 V, all voltages with respect to 0 V.) Symbol Digital Analog (Note 1) (Note 2) (Note 2) VD VA Min -0.3 -0.3 -0.7 -0.7 -55 -65 Max 6.0 6.0 ±10 VA + 0.7 VD + 0.7 +125 +150 Unit V V mA V V °C °C Power Applied WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes. Notes: 1. Any pin except supplies. Transient currents of up to 100 mA on the analog input pins will not cause SCR latch-up. 2. The maximum over or under voltage is limited by the input current. DS290F1 5 CS4223 CS4224 ANALOG CHARACTERISTICS (Full Scale Input Sine wave, 997 Hz; Fs = 48 kHz; Measurement Bandwidth is 20 Hz to 20 kHz; Local components as shown in Figures 4 and 5.) CS4223/4 - KS Parameter Analog Input Characteristics Total Harmonic Distortion Dynamic Range Total Harmonic Distortion + Noise Interchannel Isolation Interchannel Gain Mismatch Offset Error Gain Drift Input Resistance Input Capacitance Common Mode Input Voltage Common Mode Rejection Ratio A/D Decimation Filter Characteristics Passband Passband Ripple Stopband Stopband Attenuation (Note 4) (Note 5) tgd_L tgd_R ∆tgd (Note 4) 0 30 80 18/Fs 17/Fs 3.7 20 10 21.8 ±0.01 6114 0 0 0 30 80 18/Fs 17/Fs 3.7 20 10 21.8 ±0.01 6114 0 0 kHz dB kHz dB s s µs Hz Hz Degree dB CMRR with High Pass Filter Full Scale Input Voltage (Differential) A-weighted unweighted (Note 3) THD+N (1 kHz) THD 98 95 1.9 10 75 0.0014 105 102 -97 90 2.0 100 2.3 -90 0.1 0 2.1 15 95 92 1.9 10 75 0.0014 105 102 -97 90 2.0 100 2.3 -87 0.1 0 2.1 15 % dB dB dB dB dB LSB Vrms ppm/°C kΩ pF V dB Symbol Min Typ Max CS4223/4 - BS/ - DS Min Typ Max Unit Group Delay (Fs = Output Sample Rate) Left (Note 6) Right Group Delay Variation vs. Frequency High Pass Filter Characteristics Frequency Response Phase Deviation Passband Ripple -3 dB (Note 4) -0.1 dB @ 20 Hz (Note 4) Notes: 3. Referenced to typical full-scale differential input voltage (2 Vrms). 4. Filter characteristics scale with output sample rate. For output sample rates, Fs, other than 48 kHz, the 0.01 dB passband edge is 0.4535x Fs and the stopband edge is 0.625x Fs. 5. The analog modulator samples the input at 6.144 MHz for an Fs equal to 48 kHz. There is no rejection of input signals which are multiples of the sampling frequency (n x 6.144 MHz ±21.8 kHz where n = 0,1,2,3...). 6. Group delay for Fs = 48 kHz, tgd = 18/48 kHz = 375 µs. 6 DS290F1 CS4223 CS4224 ANALOG CHARACTERISTICS (CONTINUED) CS4223/4 - KS Parameter Signal-to-Noise, Idle-Channel Noise (CS4224 only) DAC muted, A-weighted Dynamic Range DAC not muted, A-weighted DAC not muted, unweighted THD THD+N (1 kHz) All Outputs Symbol Min 102 100 97 0.35 110 1.8 Fs/2 to 2 Fs Resistance Capacitance 10 0 26.2 70 tgd_L tgd_R (Note 8) (Notes 7 and 8) (Note 9) Left Right Typ 110 105 102 0.0014 -97 90 0.5 113.5 ±10 2.4 1.9 100 -60 ±0.1 ±0.5 26/Fs 27/Fs 46 9 3 0.4 65 Max -92 0.1 0.65 2.0 100 21.8 ±0.01 60 20 5 CS4223/4 - BS/ - DS Min 97 95 92 0.35 110 1.8 10 0 26.2 70 Typ 110 105 102 0.0014 -97 90 0.5 113.5 ±10 2.4 1.9 100 -60 ±0.1 ±0.5 26/Fs 27/Fs 46 9 3 0.4 65 Max -87 0.1 0.65 2.0 100 21.8 ±0.01 60 20 5 Unit dB dB dB % dB dB dB dB dB mV V Vrms ppm/° C dBFs kΩ pF dB Degree kHz dB kHz dB s s mA mA mA mA dB Analog Output Characteristics - Minimum Attenuation, 10 kΩ, 100 pF load; unless otherwise specified. Total Harmonic Distortion Total Harmonic Distortion + Noise Interchannel Isolation Interchannel Gain Mismatch Attenuation Step Size Differential Offset Voltage Common Mode Output Voltage Full Scale Output Voltage Gain Drift Out-of-Band Energy Analog Output Load Programmable Output Attenuation Span Combined Digital and Analog Filter Characteristics Frequency Response10 Hz to 20 kHz Deviation from Linear Phase Passband: to 0.01 dB corner (Notes 7 and 8) Passband Ripple Stopband Stopband Attenuation Group Delay (Fs = Input Sample Rate) Power Supply Power Supply Current VA VD VL Total Power Down 1 kHz Power Supply Rejection Ratio Notes: 7. The passband and stopband edges scale with frequency. For input word rates, Fs, other than 48 kHz, the 0.01 dB passband edge is 0.4535x Fs and the stopband edge is 0.5465x Fs. 8. Digital filter characteristics. 9. Measurement bandwidth is 10 Hz to 3 Fs. DS290F1 7 CS4223 CS4224 DIGITAL CHARACTERISTICS Parameter High-level Input Voltage Low-level Input Voltage High-level Output Voltage at IO = -2.0 mA Low-level Output Voltage at IO = 2.0 mA Input Leakage Current Output Leakage Current Digital Inputs High Impedance Digital Outputs VL = 5V VL = 3V Symbol VIH VIH VIL VOH VOL Min 2.8 2.0 -0.3 VL - 1.0 Max VL + 0.3 VL + 0.3 0.8 0.5 10 10 Unit V V V V V µA µA 8 DS290F1 CS4223 CS4224 SWITCHING CHARACTERISTICS (Outputs loaded with 30 pF) Parameter Audio ADC’s and DAC’s Sample Rate XTI Frequency XTI Pulse Width High XTI = 256, 384, or 512 Fs XTI = 512 Fs XTI = 384 Fs XTI = 256 Fs XTI = 512 Fs XTI = 384 Fs XTI = 256 Fs (Note 10) DSCK = 0 DSCK = 0 DSCK = 0 tdpd tlrpd tds tdh tsckw tsckh tsckl DSCK = 0 DSCK = 0 tlrckd tlrcks Symbol Fs Min 4 1.024 13 21 31 13 21 31 10 25 25 1 --------------------(128) Fs Typ 500 - Max 50 26 1 --------------------- + 20 (384) Fs Unit kHz MHz ns ns ns ns ns ns psRMS ms ns ns ns ns ns ns ns ns ns XTI Pulse Width Low XTI Jitter Tolerance RST Low Time SCLK falling edge to SDOUT output valid LRCK edge to MSB valid SDIN setup time before SCLK rising edge SDIN hold time after SCLK rising edge SCLK Period SCLK High Time SCLK Low Time SCLK rising to LRCK edge LRCK edge to SCLK rising 45 - 40 40 35 40 Notes: 10. After powering up the CS4223/4, PDN should be held low for 10 ms to allow the power supply to settle. LRCK t lrckd t lrcks t sckh t sckl SCLK* t sckw SDIN t lrpd SDOUT t ds t dh MSB t dpd MSB-1 *SCLK shown for DSCK = 0, SCLK inverted for DSCK = 1. Figure 1. Serial Audio Port Data I/O Timing DS290F1 9 CS4223 CS4224 SWITCHING CHARACTERISTICS - CONTROL PORT - SPI MODE (CS4224) (Inputs: Logic 0 = DGND, Logic 1 = VD; CL = 30 pF) Parameter SPI Mode (SPI/I2C = 0) CCLK Clock Frequency RST rising edge to CS falling CCLK edge to CS falling CS High Time between transmissions CS falling to CCLK edge CCLK Low Time CCLK High Time CDIN to CCLK rising setup time CCLK rising to DATA hold time Rise time of CCLK and CDIN Fall time of CCLK and CDIN Notes: 11. Not tested but guaranteed by design. 12. tspi only needed before first falling edge of CS after RST rising edge. tspi = 0 at all other times. 13. Data must be held for sufficient time to bridge the transition time of CCLK. 14. For FSCK < 1 MHz. (Note 13) (Note 14) (Note 14) (Note 11) (Note 12) fsck tsrs tspi tcsh tcss tscl tsch tdsu tdh tr2 tf2 41 500 1.0 20 66 66 40 15 6 100 100 MHz µs ns µs ns ns ns ns ns ns ns Symbol Min Max Unit RST t srs CS t spi CCLK t r2 CDIN t f2 t css t scl t sch t csh t dsu t dh Figure 2. SPI Control Port Timing 10 DS290F1 CS4223 CS4224 SWITCHING CHARACTERISTICS - CONTROL PORT - I2C MODE (CS4224) (Inputs: Logic 0 = DGND, Logic 1 = VD; CL = 30 pF) Parameter I C Mode (SPI/I2C = 1) SCL Clock Frequency RST rising edge to Start Bus Free Time between transmissions Start Condition Hold Time (prior to first clock pulse) Clock Low Time Clock High Time Setup time for repeated Start Condition SDA hold time for SCL falling SDA setup time to SCL rising Rise time of SCL Fall time of SCL Rise time of SDA Fall time of SDA Setup time for Stop Condition Notes: 15. Not tested but guaranteed by design. 16. Data must be held for sufficient time to bridge the 300 ns transition time of SCL. (Note 16) (Note 15) fscl tirs tbuf thdst tlow thigh tsust thdd tsud trc tfc trd tfd tsusp 50 4.7 4.0 4.7 4.0 4.7 0 250 4.7 100 25 25 1 300 kHz µs µs µs µs µs µs µs ns ns ns µs ns µs 2® Symbol Min Max Unit RST t irs Repeated Start Stop SDA Start t rd t fd Stop t buf SCL t hdst t high t hdst t fc t susp t low t hdd t sud t sust t rc Figure 3. I2C Control Port Timing DS290F1 11 CS4223 CS4224 2. TYPICAL CONNECTION DIAGRAM — CS4223 Ferrite Bead +5V Supply + 1 µF 0.1 µF 2Ω +2.7 - 5V 0.1 µF + 1 µF 0.1 µF + 1 µF 150Ω 150Ω 150Ω 150Ω 21 VA 20 AINL+ 2.2 nF 19 AINL- 6 VD VL AOUTL+ AOUTLAOUTR+ AOUTR- 13 25 26 24 23 18 12 3 40 pF Analog Filter Analog Filter Digital Audio Source External Clock Input 17 AINR+ 2.2 nF 16 AINR- DEM1 DEM0 CS4223 XTI XTO 2 Mode Selection 10 11 27 40 pF DIF1 DIF0 RST 5 4 9 8 Eliminate the crystal and capacitors when using an external clock input 1 14 Rs = 500 Ω NC NC NC NC AGND 22 SCLK LRCK SDIN SDOUT DGND 7 Rs Rs Rs Rs * 47 kΩ Audio DSP 15 28 * Required for Master Mode only Figure 4. CS4223 Recommended Connection Diagram (Also see Recommended Layout Diagram) 12 DS290F1 CS4223 CS4224 3. TYPICAL CONNECTION DIAGRAM — CS4224 Ferrite Bead +5V Supply + 1 µF 0.1 µF 2Ω +2.7 - 5V 0.1 µF + 1 µF 0.1 µF + 1 µF 150Ω 150Ω 150Ω 150Ω 21 VA 20 AINL+ 2.2 nF 19 AINL- 6 VD VL AOUTL+ AOUTLAOUTR+ AOUTR- 13 25 26 24 23 Analog Filter Analog Filter 17 2.2 nF 16 AINR+ CS4224 AINRXTI XTO SCL/CCLK SDA/CDIN AD0/CS RST I2C/SPI SCLK NC NC NC NC AGND 22 DGND 7 LRCK SDIN SDOUT 3 40 pF 2 External Clock Input Microcontroller 10 11 12 27 18 1 40 pF Eliminate the crystal and capacitors when using an external clock input 5 4 9 8 Rs Rs Rs Rs * 47 kΩ Audio DSP R s = 500 Ω * Required for Master Mode only 14 15 28 Figure 5. CS4224 Recommended Connection Diagram (Also see Recommended Layout Diagram) DS290F1 13 CS4223 CS4224 4. REGISTER QUICK REFERENCE - CS4224 Addr Function 0h Reserved default 1h ADC Control default 2h DAC Control default 3h-4h Output Attenuator Level default 5h DSP Port Mode default 6h Converter Status Report default 7h Master Clock Control default 7 6 5 4 3 2 1 0 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved 0 0 0 0 0 0 0 0 PDN HPDR HPDL ADMR ADML CAL CALP CLKE 0 0 0 0 0 0 0 0 Reserved MUTC MUTR MUTL SOFT Reserved RMP1 RMP0 0 0 0 0 0 0 0 0 ATT7 ATT6 ATT5 ATT4 ATT3 ATT2 ATT1 ATT0 0 Reserved 0 ACCR 0 DEM1 0 ACCL 0 DEM0 0 LVR2 0 DSCK 0 LVR1 0 DOF1 0 LVR0 0 DOF0 0 LVL2 0 DIF1 0 LVL1 0 MCK1 0 0 DIF0 0 LVL0 0 MCK0 0 0 0 0 0 0 0 Reserved Reserved Reserved Reserved Reserved Reserved 0 0 0 0 0 0 14 DS290F1 CS4223 CS4224 5. REGISTER DESCRIPTIONS - CS4224 Note: All registers are read/write in I2C mode and write-only in SPI mode, unless otherwise noted. 5.1 ADC Control (address 01h) 7 PDN 0 6 HPDR 0 5 HPDL 0 4 ADMR 0 3 ADML 0 2 CAL 0 1 CALP 0 0 CLKE 0 5.1.1 POWER DOWN ADC (PDN) Default = 0 0 - Disabled 1 - Enabled Function: The ADC will enter a low-power state when this function is enabled. 5.1.2 LEFT AND RIGHT CHANNEL HIGH PASS FILTER DEFEAT (HPDR-HPDL) Default = 0 0 - Disabled 1 - Enabled Function: The internal high-pass filter is defeated when this function is enabled. Control of the internal highpass filter is independent for the left and right channel. 5.1.3 LEFT AND RIGHT CHANNEL ADC MUTING (ADMR-ADML) Default = 0 0 - Disabled 1 - Enabled Function: The output for the selected ADC channel will be muted when this function is enabled. 5.1.4 CALIBRATION CONTROL (CAL) Default = 0 0 - Disabled 1 - Enabled Function: The device will automatically perform an offset calibration when brought out of reset, which last approximately 50 ms. When this function is enabled, a rising edge on the reset line will initiate an offset calibration. 5.1.5 CALIBRATION STATUS (CALP) (READ ONLY) Default = 0 0 - Calibration done 1 - Calibration in progress DS290F1 15 CS4223 CS4224 5.1.6 CLOCKING ERROR (CLKE) (READ ONLY) Default = 0 0 - No error 1 - Error 5.2 7 DAC Control (address 02h) 6 MUTC 0 5 MUTR 0 4 MUTL 0 3 SOFT 0 2 Reserved 0 Reserved 0 1 RMP1 0 0 RMP0 0 5.2.1 MUTE ON CONSECUTIVE ZEROS (MUTC) Default = 0 0 - Disabled 1 - Enabled Function: The DAC output will mute following the reception of 512 consecutive audio samples of static 0 or -1 when this function is enabled. A single sample of non-static data will release the mute. Detection and muting is done independently for each channel. The muting function is affected, similar to volume control changes, by the SOFT bit in the DAC Control register. 5.2.2 MUTE CONTROL (MUTR-MUTL) Default = 0 0 - Disabled 1 - Enabled Function: The output for the selected DAC channel will be muted when this function is enabled. The muting function is affected, similar to volume control changes, by the SOFT bit in the DAC Control register. 5.2.3 SOFT RAMP CONTROL (SOFT) Default = 0 0 - Soft Ramp level changes 1 - Zero Cross level changes Function: Soft Ramp level changes will be implemented by incrementally ramping, in 0.5 dB steps, from the current level to the new level. The rate of change defaults to 0.5 dB per 8 left/right clock periods and is adjustable through the RMP bits in the DAC Control register. Zero Cross level changes will be implemented in a single step from the current level to the new level. The level change takes effect on a zero crossing to minimize audible artifacts. If the signal does not encounter a zero crossing, the level change will occur after a timeout period of 512 sample periods (10.7 ms at 48 kHz sample rate). Zero crossing is independently monitored and implemented for each channel. The ACCR and ACCL bits in the Converter Status Report register indicate when a level change has occurred for the right and left channel. 16 DS290F1 CS4223 CS4224 5.2.4 SOFT RAMP STEP RATE (RMP) Default = 00 00 - 1 step per 8 LRCK's 01 - 1 step per 4 LRCK's 10 - 1 step per 16 LRCK's 11 - 1 step per 32 LRCK's Function: The rate of change for the Soft Ramp function is adjustable through the RMP bits. 5.3 5.4 Left Channel Output Attenuator Level (address 03h) Right Channel Output Attenuator Level (address 04h) 7 ATT7 0 6 ATT6 0 5 ATT5 0 4 ATT4 0 3 ATT3 0 2 ATT2 0 1 ATT1 0 0 ATT0 0 5.4.1 ATTENUATION LEVEL (ATT7-ATT0) Default = 00h Function: The Output Attenuator Level registers allow for attenuation of the DAC outputs in 0.5 dB increments from 0 to 113.5 dB. Level changes are implemented with an analog volume control until the residual output noise is equal to the noise floor in the mute state. At this point, volume changes are performed digitally. This technique is superior to purely digital volume control because the noise is attenuated by the same amount as the signal, thus preserving dynamic range, see Figure 16. Volume changes are performed as dictated by the SOFT bit in the DAC Control register. ATT0 represents 0.5 dB of attenuation and settings greater than 227 (decimal value) will mute the selected DAC output. Binary Code 00000000 11100011 11100100 Decimal Value 0 227 228 Table 1. Example Volume Settings Volume Setting 0 dB -113.5 dB Muted DS290F1 17 CS4223 CS4224 5.5 7 DSP Port Mode (address 05h) 6 DEM1 0 5 DEM0 0 4 DSCK 0 3 DOF1 0 2 DOF0 0 1 DIF1 0 0 DIF0 0 Reserved 0 5.5.1 DE-EMPHASIS CONTROL (DEM) Default = 00 00 - 44.1 kHz de-emphasis setting 01 - 48 kHz de-emphasis setting 10 - 32 kHz de-emphasis setting 11 - De-emphasis disabled Function: Selects the appropriate digital filter to maintain the standard 15 µs/50 µs digital de-emphasis filter response at 32, 44.1 or 48 kHz sample rates, see Figure 15. 5.5.2 SERIAL INPUT/OUTPUT DATA SCLK POLARITY SELECT (DSCK) Default = 0 0 - Data valid on rising edge of SCLK 1 - Data valid on falling edge of SCLK Function: This function selects the polarity of the SCLK edge used to clock data in and out of the serial audio port. 5.5.3 SERIAL DATA OUTPUT FORMAT (DOF) Default = 00 00 - I2S compatible 01 - Left justified 10 - Right justified, 24-bit 11 - Right justified, 20-bit Function: The required relationship between the left/right clock, serial clock and output serial data is defined by the Serial Data Output Format, and the options are detailed in Figures 8-11. Note: If the format selected is Right-Justified, SCLK must be 64 Fs when operating in slave mode. 5.5.4 SERIAL DATA INPUT FORMAT (DIF) Default = 00 00 - I2S compatible 01 - Left justified 10 - Right justified, 24-bit 11- Right justified, 20-bit Function: The required relationship between the left/right clock, serial clock and input serial data is defined by the Serial Data Input Format, and the options are detailed in Figures 8-11. 18 DS290F1 CS4223 CS4224 5.6 Converter Status Report (Read Only) (address 06h) 7 ACCR 0 6 ACCL 0 5 LVR2 0 4 LVR1 0 3 LVR0 0 2 LVL2 0 1 LVL2 0 0 LVL0 0 5.6.1 LEFT AND RIGHT CHANNEL ACCEPTANCE BIT (ACCR-ACCL) Default = 0 0 - Requested setting valid 1 - New setting loaded Function: The ACCR and ACCL bits indicate when a change in the Output Attenuator Level has occurred for the left and right channels, respectively. The value will be high when a new setting is loaded into the Output Attenuator Level registers. The value will return low when the requested attenuation setting has taken effect. 5.6.2 LEFT AND RIGHT CHANNEL ADC OUTPUT LEVEL (LVR AND LVL) Default = 000 000 - Normal output levels 001 - -6 dB level 010 - -5 dB level 011 - -4 dB level 100 - -3 dB level 101 - -2 dB level 110 - -1 dB level 111 - Clipping Function: The analog-to-digital converter is continually monitoring the peak digital signal output for both the left and right channel, prior to the digital limiter. The maximum output value is stored in the LVL and LVR bits. The LVL and LVR bits are ‘sticky’, so they are reset after each read is performed. 5.7 Master Clock Control (address 07h) 6 Reserved 0 5 Reserved 0 4 Reserved 0 3 Reserved 0 2 Reserved 0 1 MCK1 0 0 MCK0 0 7 Reserved 0 5.7.1 MASTER CLOCK CONTROL (MCK) Default = 00 00 - XTI = 256 Fs for Master Mode 01 - XTI = 384 Fs for Master Mode 10 - XTI = 512 Fs for Master Mode Function: The MCK bits allow for control of the Master Clock, XTI, input frequency. Note: These bits are not valid when operating in slave mode. DS290F1 19 CS4223 CS4224 6. PIN DESCRIPTIONS — CS4223 CS4223 NC XTO XTI 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 NC RST AOUTL- LRCK SCLK VD AOUTL+ AOUTR+ AOUTR- DGND SDOUT SDIN DIF1 DIF0 DEM0 VL NC AGND VA AINL+ AINLDEM1 AINR+ AINRNC NC XTI, XTO 1,14,15, 28 No Connect - These pins are not connected internally and should be tied to DGND to minimize noise coupling. 2,3 Crystal Connections (Input/Output) - Input and output connections for the crystal used to clock the CS4223. Alternatively, a clock may be input into XTI. This is the clock source for the delta-sigma modulator and digital filters. The frequency of this clock must be either 256x, 384x, or 512x Fs in Slave Mode and 256x in Master Mode. Fs (kHz) 32 44.1 48 256x 8.1920 11.2896 12.2880 XTI (MHz) 384x 12.2880 16.9344 18.4320 512x 16.3840 22.5792 24.5760 Table 2. Common Clock Frequencies LRCK 4 Left/Right Clock (Input) - Determines which channel is currently being input/output of the serial audio data pins SDIN/SDOUT. The frequency of the Left/Right clock must be equal to the input sample rate. Although the outputs for each ADC channel are transmitted at different times, Left/Right pairs represent simultaneously sampled analog inputs. The required relationship between the left/right clock, serial clock and serial data is defined by the DIF1-0 pins. The options are detailed in Figures 8 - 11. Serial Data Clock (Input) - Clocks the individual bits of the serial data into the SDIN pin and out of the SDOUT pin. The required relationship between the left/right clock, serial clock and serial data is defined by the DIF1-0 pins. The options are detailed in Figures 8 - 11. Digital Power (Input) - Positive power supply for the digital section. Typically 5.0 VDC. Digital Ground (Input) - Digital ground for the digital section. Serial Data Output (Output) - Two's complement MSB-first serial data is output on this pin. The required relationship between the left/right clock, serial clock and serial data is defined by the DIF1-0 pins. The options are detailed in Figures 8 - 11. SCLK 5 VD DGND SDOUT 6 7 8 20 DS290F1 CS4223 CS4224 SDIN 9 Serial Data Input (Input) - Two's complement MSB-first serial data is input on this pin. The required relationship between the left/right clock, serial clock and serial data is defined by the DIF1-0 pins. The options are detailed in Figures 8 - 11. Digital Interface Format (Input) - The required relationship between the left/right clock, serial clock and serial data is defined by the Digital Interface Format. The options are detailed in Figures 8 - 11. DIF1 0 0 1 1 DIF0 DESCRIPTION 0 I2S, up to 24-bit data 1 Left Justified, up to 24-bit data 0 Right Justified, 24-bit Data 1 Right Justified, 20-bit Data FORMAT 0 1 2 3 FIGURE 8 9 10 11 DIF0, DIF1 10,11 Table 3. Digital Interface Format - DIF1 and DIF0 DEM0, DEM1 12,18 De-Emphasis Select (Input) - Controls the activation of the standard 50/15 µs de-emphasis filter. 32, 44.1, or 48 kHz sample rate selection defined in Table 4. DEM0 0 0 1 1 DEM1 0 1 0 1 De-Emphasis 32 kHz 44.1 kHz 48 kHz Disabled Table 4. De-emphasis Control VL AINR-, AINR+ 13 16,17 Digital Logic Power (Input) - Positive power supply for the digital interface section. Typically 3.0 to 5.0 VDC. Differential Right Channel Analog Input (Input) - The full scale analog input level (differential) is specified in the Analog Characteristics specification table and may be AC coupled or DC coupled into the device, see Figure 12 for optional line input buffer. Differential Left Channel Analog Input (Input) - The full scale analog input level (differential) is specified in the Analog Characteristics specification table and may be AC coupled or DC coupled into the device, see Figure 12 for optional line input buffer. Analog Power (Input) - Positive power supply for the analog section. Nominally +5 Volts. Analog Ground (Input) - Analog ground reference. Differential Right Channel Analog Output (Output) - The full scale analog output level (differential) is specified in the Analog Characteristics specification table. Differential Left Channel Analog Output (Output) - The full scale analog output level (differential) is specified in the Analog Characteristics specification table. Reset (Input) - When low, the device enters a low power mode and all internal registers are reset, including the control port. When high, the control port becomes operational and normal operation will occur. AINL-, AINL+ 19,20 VA AGND AOUTR-, AOUTR+ AOUTL-, AOUTL+ RST 21 22 23, 24 25, 26 27 DS290F1 21 CS4223 CS4224 7. PIN DESCRIPTIONS — CS4224 CS4224 NC XTO XTI 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 NC RST AOUTL- LRCK SCLK VD AOUTL+ AOUTR+ AOUTR- DGND SDOUT SDIN SCL/CCLK SDA/CDIN AD0/CS VL NC AGND VA AINL+ AINLI2C/SPI AINR+ AINRNC NC XTI, XTO 1,14,15, 28 No Connect - These pins are not connected internally and should be tied to DGND to minimize noise coupling. 2,3 Crystal Connections (Input/Output) - Input and output connections for the crystal used to clock the CS4224. Alternatively a clock may be input into XTI. This is the clock source for the delta-sigma modulator and digital filters. The frequency of this clock must be either 256x, 384x, or 512x Fs. The default XTI setting in Master Mode is 256x, but this may be changed to 384x or 512x through the Control Port. Fs (kHz) 32 44.1 48 256x 8.1920 11.2896 12.2880 XTI (MHz) 384x 12.2880 16.9344 18.4320 512x 16.3840 22.5792 24.5760 Table 5. Common Clock Frequencies LRCK 4 Left/Right Clock (Input) - Determines which channel is currently being input/output of the serial audio data pins SDIN/SDOUT. The frequency of the Left/Right clock must be equal to the input sample rate. Although the outputs for each ADC channel are transmitted at different times, Left/Right pairs represent simultaneously sampled analog inputs. The required relationship between the left/right clock, serial clock and serial data is defined by the DSP Port Mode (05h) register. The options are detailed in Figures 8 - 11. Serial Data Clock (Input) - Clocks the individual bits of the serial data into the SDIN pin and out of the SDOUT pin. The required relationship between the left/right clock, serial clock and serial data is defined by the DSP Port Mode (05h) register. The options are detailed in Figures 8 - 11. Digital Power (Input) - Positive power supply for the digital section. Typically 5.0 VDC. Digital Ground (Input) - Digital ground for the digital section. SCLK 5 VD DGND 6 7 22 DS290F1 CS4223 CS4224 SDOUT 8 Serial Data Output (Output) - Two's complement MSB-first serial data is output on this pin. The required relationship between the left/right clock, serial clock and serial data is defined by the DSP Port Mode (05h) register. The options are detailed in Figures 8 - 11. Serial Data Input (Input) - Two's complement MSB-first serial data is input on this pin. The required relationship between the left/right clock, serial clock and serial data is defined by the DSP Port Mode (05h) register. The options are detailed in Figures 8 - 11. Serial Control Port Clock (Input) - Clocks the serial control bits into and out of the CS4224. In I2C mode, SCL requires an external pull-up resistor according to the I2C specification. SDA/CDIN 11 Serial Control Port Data (Input/Output)- SDA is a data I/O line in I2C mode and requires an external pull-up resistor according to the I2C specification. CDIN in the input data line for the serial control port in SPI mode. AD0/CS 12 Address Bit/Control Chip Select (Input) - In I2C mode, AD0 is a chip address bit. In SPI mode, CS is used to enable the control port interface on the CS4224. The CS4224 control port interface is defined by the SPI/I2C pin. Logic Power (Input) - Positive power supply for the digital interface section. Typically 3.0 to 5.0 VDC. Differential Right Channel Analog Input (Input) - The full scale analog input level (differential) is specified in the Analog Characteristics specification table and may be AC coupled or DC coupled into the device, see Figure 12 for optional line input buffer. Control Port Format (Input) - When this pin is high, I2C mode is selected, when low, SPI is selected. Differential Left Channel Analog Input (Input) - The full scale analog input level (differential) is specified in the Analog Characteristics specification table and may be AC coupled or DC coupled into the device, see Figure 12 for optional line input buffer. Analog Power (Input) - Positive power supply for the analog section. Typically 5.0 VDC. Analog Ground (Input) - Analog ground reference. Differential Right Channel Analog Outputs (Output) - The full scale analog output level (differential) is specified in the Analog Characteristics specification table. Differential Left Channel Analog Outputs (Output) - The full scale analog output level (differential) is specified in the Analog Characteristics specification table. Reset (Input) - When low, the device enters a low power mode and all internal registers are reset, including the control port. When high, the control port becomes operational and normal operation will occur. SDIN 9 SCL/CCLK 10 VL AINR-, AINR+ 13 16,17 I2C/SPI AINL-, AINL+ 18 19,20 VA AGND AOUTR-, AOUTR+ AOUTL-, AOUTL+ RST 21 22 23, 24 25, 26 27 DS290F1 23 CS4223 CS4224 8. APPLICATIONS 8.1 Overview The CS4223 is a stand-alone device controlled through dedicated pins. The CS4224 is controlled with an external microcontroller using the serial control port. LRCK are outputs which are internally derived from MCLK. The device will operate in master mode when a 47 kΩ pulldown resistor is present on SDOUT at startup or after reset, see Figure 5. LRCK and SCLK are inputs to the CS4223/4 when operating in slave mode. See Figures 8-11 for the available clocking modes. 8.2 Grounding and Power Supply Decoupling 8.6 De-emphasis As with any high resolution converter, the CS4223/4 requires careful attention to power supply and grounding arrangements to optimize performance. Figures 4 and 5 shows the recommended power arrangement with VA, VD and VL connected to clean supplies. Decoupling capacitors should be located as close to the device package as possible. If desired, all supply pins may be connected to the same supply, but a decoupling capacitor should still be used on each supply pin. The CS4223/4 includes digital de-emphasis for 32, 44.1, or 48 kHz sample rates. The frequency response of the de-emphasis curve, as shown in Figure 15, will scale proportionally with changes in samples rate, Fs. The de-emphasis feature is included to accommodate older audio recordings that utilize pre-emphasis as a means of noise reduction. De-emphasis control is achieved with the DEM1/0 pins on the CS4223 or through the DEM1-0 bits in the DSP Port Mode Byte (#5) on the CS4224. 8.3 High Pass Filter 8.7 Power-up / Reset / Power Down Calibration The operational amplifiers in the input circuitry driving the CS4223/4 may generate a small DC offset into the A/D converter. The CS4223/4 includes a high pass filter after the decimator to remove any DC offset which could result in recording a DC level, possibly yielding "clicks" when switching between devices in a multichannel system. 8.4 Analog Outputs The recommended off-chip analog filter is either a 2nd order Butterworth or a 3rd order Butterworth, if greater out-of-band noise filtering is desired. The CS4223/4 DAC interpolation filter has been precompensated for an external 2nd order Butterworth filter with a 3 dB corner at Fs, or a 3rd order Butterworth filter with a 3 dB corner at 0.75 Fs to provide a flat frequency response and linear phase over the passband (see Figure 14 for Fs = 48 kHz). If the recommended filter is not used, small frequency response magnitude and phase errors will occur. In addition to providing out-of-band noise attenuation, the output filters shown in Figure 14 provide differential to single-ended conversion. Upon power up, the user should hold RST = 0 for approximately 10 ms. In this state, the control port is reset to its default settings and the part remains in the power down mode. At the end of RST, the device performs an offset calibration which lasts approximately 50 ms after which the device enters normal operation. In the CS4224, a calibration may also be initiated via the CAL bit in the ADC Control Byte (#1). The CALP bit in the ADC Control Byte is a read only bit indicating the status of the calibration. Reset/Power Down is achieved by lowering the RST pin causing the part to enter power down. Once RST goes high, the control port is functional and the desired settings should be loaded. The CS4223/4 will also enter power down mode if the master clock source stops for approximately 10 µs or if the LRCK is not synchronous to the master clock. The control port will retain its current settings. The CS4223/4 will mute the analog outputs and enter the power down mode if the supply drops below approximately 4 volts. 8.5 Master vs. Slave Mode The CS4223/4 may be operated in either master mode or slave mode. In master mode, SCLK and 24 DS290F1 CS4223 CS4224 8.8 Control Port Interface (CS4224 only) The CS4224 has a MAP auto increment capability, enabled by the INCR bit in the MAP register. If INCR is a zero, then the MAP will stay constant for successive writes. If INCR is set to a 1, then MAP will auto increment after each byte is written, allowing block writes of successive registers. Register reading from the CS4224 is not supported in the SPI mode. The control port is used to load all the internal settings. The operation of the control port may be completely asynchronous with the audio sample rate. However, to avoid potential interference problems, the control port pins should remain static if no operation is required. The control port has 2 modes: SPI and I2C , with the CS4224 operating as a slave device. The control port interface format is selected by the SPI/I2C pin. 8.8.1 SPI Mode In SPI mode, CS is the CS4224 chip select signal, CCLK is the control port bit clock, CDIN is the input data line from the microcontroller and the chip address is 0010000. All signals are inputs and data is clocked in on the rising edge of CCLK. Figure 6 shows the operation of the control port in SPI mode. To write to a register, bring CS low. The first 7 bits on CDIN form the chip address, and must be 0010000. The eighth bit is a read/write indicator (R/W), which must be low to write. Register reading from the CS4224 is not supported in the SPI mode. The next 8 bits form the Memory Address Pointer (MAP), which is set to the address of the register that is to be updated. The next 8 bits are the data which will be placed into a register designated by the MAP. DS290F1 ® ® 8.8.2 I2C Mode In I2C mode, SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL, with the clock to data relationship as shown in Figure 7. There is no CS pin. Pin AD0 forms the partial chip address and should be tied to VD or DGND as desired. The upper 6 bits of the 7 bit address field must be 001000. In order to communicate with the CS4224, the LSB of the chip address field (first byte sent to the CS4224) should match the setting of the AD0 pin. The eighth bit of the address byte is the R/W bit (high for a read, low for a write). If the operation is a write, the next byte is the Memory Address Pointer which selects the register to be read or written. If the operation is a read, the contents of the register pointed to by the Memory Address Pointer will be output. Setting the auto increment bit in MAP, allows successive reads or writes of consecutive registers. Each byte is separated by an acknowledge bit. 25 CS4223 CS4224 8.9 Memory Address Pointer (MAP) 7 INCR 0 6 5 4 3 Reserved 0 Reserved 0 Reserved 0 Reserved 0 2 MAP2 0 1 MAP1 0 0 MAP0 0 8.9.1 AUTO-INCREMENT CONTROL (INCR) Default = 0 0 - Disabled 1 - Enabled 8.9.2 REGISTER POINTER (MAP) Default = 000 CS CCLK CHIP ADDRESS CDIN 0010000 R/W MAP MSB DATA LSB 00000000 00000000 byte n 00000000 00000000 00000000 byte 1 MAP = Memory Address Pointer Figure 6. Control Port Timing, SPI mode SDA SCL Start 001000 ADDR AD0 R/W ACK DATA 1-8 ACK DATA 1-8 ACK Stop Figure 7. Control Port Timing, I2C mode 26 DS290F1 CS4223 CS4224 LRC K SC L K L eft C ha n n el R igh t C ha n n el SDATA MS B -1 -2 -3 -4 -5 +5 +4 +3 +2 +1 LS B MSB -1 -2 -3 -4 +5 +4 +3 +2 +1 LSB Master Slave I2S, up to 24-bit data XTI=256, 384, 512 Fs (CS4223 -256 Fsonly) LRCK = 4 to 50 kHz SCLK = 64 Fs I2S, up to 24-bit data XTI = 256, 384, 512 Fs LRCK = 4 to 50 kHz SCLK = 48,64, 128 Fs Figure 8. Serial Audio Format 0 (I2S) LRC K SC L K L eft C ha n n el R igh t C ha n n el SDATA M SB -1 -2 -3 -4 -5 +5 +4 +3 +2 +1 LS B M SB -1 -2 -3 -4 +5 +4 +3 +2 +1 LSB Master Slave Left-justified, up to 24-bit data XTI=256, 384, 512 Fs (CS4223-256Fsonly) LRCK = 4 to 50 kHz SCLK = 64 Fs Left-justified, up to 24-bit data XTI = 256, 384, 512 Fs LRCK = 4 to 50 kHz SCLK = 48, 64, 128 Fs Figure 9. Serial Audio Format 1 LRCK Le ft C h a n ne l R ig h t C h a nn e l SCLK SDATA 0 23 22 21 20 19 18 7 6 5 4 3 2 1 0 23 22 21 20 19 18 7 6 5 4 3 2 1 0 3 2 c lo ck s Master Slave Right-justified, 24-bit data XTI=256, 384, 512 Fs (CS4223-256Fsonly) LRCK = 4 to 50 kHz SCLK = 64 Fs Right-justified, 24-bit data XTI = 256, 384, 512 Fs LRCK = 4 to 50 kHz SCLK = 64 Fs Figure 10. Serial Audio Format 2 DS290F1 27 CS4223 CS4224 LR CK L e ft C h a n n e l R ig h t C h a n n e l SC LK S DA TA 1 0 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 32 clocks Master Slave Right-justified, 20-bit data XTI=256, 384, 512Fs (CS4223-256Fsonly) LRCK = 4 to 50 kHz SCLK = 64 Fs Right-justified, 20-bit data XTI = 256, 384, 512 Fs LRCK = 4 to 50 kHz SCLK = 64 Fs Figure 11. Serial Audio Format 3 Figure 12. Optional Input Buffer Input + 10 µF 150 Ω AINR+ 2.2 nF CS4223/4 AINR- 4.7 µF + 0.1 µF Figure 13. Single-ended Input Application 28 DS290F1 CS4223 CS4224 Figure 14. 2- and 3-Pole Butterworth Filters Gain dB T1 = 50 µs Amplitude (dB) 0 Analog Digital Signal 0 dB Noise T2 = 15 µs -10 dB F1 F2 Frequency 0 Attenuation (dB) -113.5 Figure 15. De-emphasis Curve Figure 16. Hybrid Analog/Digital Attenuation DS290F1 29 CS4223 CS4224 9. ADC/DAC FILTER RESPONSE Figure 17. ADC Filter Response Figure 18. ADC Passband Ripple Figure 19. ADC Transition Band Figure 20. DAC Filter Response Figure 21. DAC Passband Ripple Figure 22. DAC Transition Band 30 DS290F1 CS4223 CS4224 10.PARAMETER DEFINITIONS Dynamic Range The ratio of the full scale rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic range is a signal-to-noise measurement over the specified bandwidth made with a -60 dBFS signal. 60 dB is then added to the resulting measurement to refer the measurement to full scale. This technique ensures that the distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307. Total Harmonic Distortion + Noise The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 20 Hz to 20 kHz), including distortion components. Expressed in decibels. ADCs are measured at -1 dBFS as suggested in AES17-1991 Annex A and DACs are measured at 0 dBFS. Idle Channel Noise / Signal-to-Noise-Ratio The ratio of the rms analog output level with 1 kHz full scale digital input to the rms analog output level with all zeros into the digital input. Measured A-weighted over a 10 Hz to 20 kHz bandwidth. Units in decibels. This specification has been standardized by the Audio Engineering Society, AES17-1991, and referred to as Idle Channel Noise. This specification has also been standardized by the Electronic Industries Association of Japan, EIAJ CP-307, and referred to as Signal-to-Noise-Ratio. Total Harmonic Distortion (THD) THD is the ratio of the test signal amplitude to the rms sum of all the in-band harmonics of the test signal. Units in decibels. Interchannel Isolation A measure of crosstalk between channels. Measured for each channel at the converter's output with no signal to the input under test and a full-scale signal applied to the other channel. Units in decibels. Frequency Response A measure of the amplitude response variation from 20 Hz to 20 kHz relative to the amplitude response at 1 kHz. Units in decibels. Interchannel Gain Mismatch For the ADCs, the difference in input voltage that generates the full scale code for each channel. For the DACs, the difference in output voltages for each channel with a full scale digital input. Units are in decibels. Gain Error The deviation from the nominal full scale output for a full scale input. Gain Drift The change in gain value with temperature. Units in ppm/°C. Offset Error For the ADCs, the deviation in LSB's of the output from mid-scale with the selected inputs tied to a common potential. For the DAC's, the differential output voltage with mid-scale input code. Units are in volts. DS290F1 31 CS4223 CS4224 11.PACKAGE DIMENSIONS 28L SSOP PACKAGE DRAWING N D E11 A2 A1 A E ∝ L e b2 SIDE VIEW END VIEW SEATING PLANE 123 TOP VIEW DIM A A1 A2 b D E E1 e L ∝ MIN -0.002 0.064 0.009 0.390 0.291 0.197 0.022 0.025 0° INCHES NOM -0.006 0.069 -0.4015 0.307 0.209 0.026 0.0354 4° MAX 0.084 0.010 0.074 0.015 0.413 0.323 0.220 0.030 0.041 8° MIN -0.05 1.62 0.22 9.90 7.40 5.00 0.55 0.63 0° MILLIMETERS NOM -0.15 1.75 -10.20 7.80 5.30 0.65 0.90 4° NOTE MAX 2.13 0.25 1.88 0.38 10.50 8.20 5.60 0.75 1.03 8° 2,3 1 1 JEDEC #: MO-150 Controlling Dimension is Millimeters Notes: 1. “D” and “E1” are reference datums and do not included mold flash or protrusions, but do include mold mismatch and are measured at the parting line, mold flash or protrusions shall not exceed 0.20 mm per side. 2. Dimension “b” does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.13 mm total in excess of “b” dimension at maximum material condition. Dambar intrusion shall not reduce dimension “b” by more than 0.07 mm at least material condition. 3. These dimensions apply to the flat section of the lead between 0.10 and 0.25 mm from lead tips. 32 DS290F1 • Notes •