CDB4397

CS4397 24-Bit, Multi-Standard D/A Converter for Digital Audio Features 24 Bit Conversion Up to 192 kHz Sample Rates 120 dB Dynamic Range -100 dB THD+N Supports PCM, DSD and External Interpolation filters Advanced Dynamic-Element Matching Low Clock Jitter Sensitivity Digital De-emphasis for 32 kHz, 44.1 kHz and 48 kHz External Reference Input Description The CS4397 is a complete high performance 24-bit 48/96/192 kHz stereo digital-to-analog conversion system. The device includes a digital interpolation filter followed by a oversampled multi-bit delta-sigma modulator which drives dynamic-element-matching (DEM) selection logic. The output from the DEM block controls the input to a multi-element switched capacitor DAC/lowpass filter, with fully-differential outputs. This multi-bit architecture features significantly lower out-of-band noise and jitter sensitivity than traditional 1-bit designs, and the advanced DEM guarantees low noise and distortion at all signal levels. ORDERING INFORMATION CS4397-KS -10° to 70° C 28-pin Plastic SOIC CS4397-KSZ -10° to 70° C 28-pin Plastic SOIC Lead free CDB4397 Evaluation Board I SCLK LRCK SDATA SERIAL INTERFACE AND FORMAT SELECT SOFT MUTE DE-EMPHASIS FILTER INTERPOLATION FILTER MCLK CLOCK DIVIDER MULTI-BIT ∆Σ MODULATOR DYNAMIC ELEMENT MATCHING LOGIC SWITCHED CAPACITOR-DAC AND FILTER AOUTL+ AOUTL- INTERPOLATION FILTER MULTI-BIT ∆Σ MODULATOR DYNAMIC ELEMENT MATCHING LOGIC SWITCHED CAPACITOR-DAC AND FILTER AOUTR+ AOUTR- HARDWARE MODE CONTROL (CONTROL PORT) VOLTAGE REFERENCE M4 (AD0/CS) M3 (AD1/CDIN) M2 (SCL/CCLK) M1 M0 (SDA/CDOUT) RESET MUTEC MUTE FILT+ VREF FILT- CMOUT http://www.cirrus.com Copyright Cirrus Logic, Inc. 2004 (All Rights Reserved) SEP ‘04 DS333F1 1 © CS4397 TABLE OF CONTENTS 1.0 CHARACTERISTICS/SPECIFICATIONS ..................................................................... 4 ANALOG CHARACTERISTICS................................................................................... 4 Dynamic Performance - Single Speed Mode - Fs equal to 48 kHz ...................... 4 Dynamic Performance - Double Speed Mode - Fs equal to 96 kHz .................... 4 Dynamic Performance - Quad-Speed Mode - Fs equal to 192 kHz ..................... 4 ANALOG CHARACTERISTICS................................................................................... 5 Power Supplies .................................................................................................... 5 Analog Output ...................................................................................................... 5 Combined Digital and On-chip Analog Filter Response - Single Speed Mode .... 6 Combined Digital and On-chip Analog Filter Response - Double Speed Mode ... 6 Combined Digital and On-chip Analog Filter Response - Quad-Speed Mode ..... 6 ANALOG CHARACTERISTICS - DSD MODE ............................................................ 7 Dynamic Performance - DSD Mode ..................................................................... 7 Analog Output - DSD Mode ................................................................................. 7 Combined Digital and On-chip Analog Filter Response - DSD Mode .................. 7 ANALOG CHARACTERISTICS - 8X INTERPOLATOR MODE .................................. 8 Dynamic Performance Mode ................................................................................ 8 Analog Output ...................................................................................................... 8 Combined Digital and On-chip Analog Filter Response - 8x Interpolator Mode ... 8 DIGITAL CHARACTERISTICS.................................................................................... 9 ABSOLUTE MAXIMUM RATINGS .............................................................................. 9 RECOMMENDED OPERATING CONDITIONS .......................................................... 9 SWITCHING CHARACTERISTICS ........................................................................... 10 DSD - SWITCHING CHARACTERISTICS ................................................................ 11 8X INTERPOLATOR - SWITCHING CHARACTERISTICS....................................... 12 SWITCHING CHARACTERISTICS - CONTROL PORT ........................................... 13 I2C® Mode ......................................................................................................... 13 SPI Mode ........................................................................................................... 14 2.0 TYPICAL CONNECTION DIAGRAM .......................................................................... 15 3.0 REGISTER DESCRIPTION ........................................................................................ 16 3.1 Differential DC offset calibration ........................................................................ 16 3.2 Soft Mute ........................................................................................................... 16 3.3 Mode Select ....................................................................................................... 17 3.4 Power DowN ...................................................................................................... 17 4.0 PIN DESCRIPTION - PCM MODE .............................................................................. 18 5.0 PIN DESCRIPTION - DSD MODE .............................................................................. 23 6.0 PIN DESCRIPTION - 8X INTERPOLATOR MODE .................................................... 24 7.0 APPLICATIONS .......................................................................................................... 25 7.1 Recommended Power-up Sequence ................................................................. 25 8.0 CONTROL PORT INTERFACE .................................................................................. 26 8.1 SPI Mode ........................................................................................................... 26 8.2 I2C Mode ........................................................................................................... 26 8.2 Memory Address Pointer (MAP) ....................................................................... 26 9.0 PARAMETER DEFINITIONS ...................................................................................... 33 10.0 REFERENCES .......................................................................................................... 33 11.0 PACKAGE DIMENSIONS ......................................................................................... 34 2 DS333F1 CS4397 TABLE OF FIGURES Figure 1. Serial Audio Input Timing ......................................................................... 10 Figure 2. Direct Stream Digital - Serial Audio Input Timing ..................................... 11 Figure 3. Serial Audio Input Timing ......................................................................... 12 Figure 4. I2C Control Port Timing ............................................................................ 13 Figure 5. SPI Control Port Timing ........................................................................... 14 Figure 6. Typical Connection Diagram - Hardware Mode (Control Port Mode) ....... 15 Figure 7. Control Port Timing, I2C Mode ................................................................. 27 Figure 8. Control Port Timing, SPI mode ................................................................ 27 Figure 9. Single-speed Transition Band .................................................................. 29 Figure 10.Single-speed Stopband Rejection ............................................................ 29 Figure 11.Single-speed Transition Band .................................................................. 29 Figure 12.Single-speed Frequency Response ......................................................... 29 Figure 13.Double-speed Stopband .......................................................................... 29 Figure 14.Double-speed Transition Band ................................................................. 29 Figure 15.Double-speed Transition Band ................................................................. 29 Figure 16.Double-speed Frequency Response ........................................................ 29 Figure 17.Quad-speed Stopband Rejection ............................................................. 30 Figure 18.Quad-speed Transition Band ................................................................... 30 Figure 19.Quad-speed Transition Band ................................................................... 30 Figure 20.Quad-speed Frequency Response .......................................................... 30 Figure 21.8x Interpolator Stop Band ........................................................................ 30 Figure 22.8x Interpolator Transition Band ................................................................ 30 Figure 23.8x Interpolator Transition Band ................................................................ 30 Figure 24.8x Interpolator Frequency Response ....................................................... 30 Figure 25.DSD Frequency Response ...................................................................... 31 Figure 26.DSD Transition Band ............................................................................... 31 Figure 27.DSD Transition Band ............................................................................... 31 Figure 28.De-Emphasis Curve ................................................................................. 31 Figure 29.Format 0, Left Justified ............................................................................. 32 Figure 30.Format 1, I2S ........................................................................................... 32 Figure 31.Format 2, Right Justified, 16-Bit Data ...................................................... 32 Figure 32.Format 3, Right Justified, 24-Bit Data ...................................................... 32 Figure 33.Format 4, 8x Interpolator Mode ................................................................ 32 Contacting Cirrus Logic Support For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at: http://www.cirrus.com/corporate/contacts/ “The I2C-Bus Specification: Version 2.0” Philips Semiconductors, December 1998. http://www.semiconductors.philips.com Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance product information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided “AS IS” without warranty of any kind (express or implied). No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, nor for infringements of patents or other rights of third parties. This document is the property of Cirrus Logic, Inc. and implies no license under patents, copyrights, trademarks, or trade secrets. No part of this publication may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Items from any Cirrus Logic website or disk may be printed for use by the user. However, no part of the printout or electronic files may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc.Furthermore, no part of this publication may be used as a basis for manufacture or sale of any items without the prior written consent of Cirrus Logic, Inc. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their respective owners which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service marks can be found at http://www.cirrus.com. DS333F1 3 CS4397 1.0 CHARACTERISTICS/SPECIFICATIONS ANALOG CHARACTERISTICS (TA = 25 °C; Logic "1" = VD = 5 V; VA = 5V; Logic "0" = DGND; Full-Scale Output Sine Wave, 997 Hz; MCLK = 12.288 MHz; SCLK = 3.072 MHz, Measurement Bandwidth 10 Hz to 20 kHz, unless otherwise specified. Test load RL = 1 kΩ, CL = 10 pF) Parameter Symbol Min Typ Max Unit Dynamic Performance - Single Speed Mode - Fs equal to 48 kHz Dynamic Range (Note 1) 24-Bit unweighted TBD A-Weighted TBD 16-Bit unweighted (Note 2) A-Weighted Total Harmonic Distortion + Noise 24-Bit (Note 1) THD+N 0 dB -20 dB -60 dB 0 dB -20 dB -60 dB (Note 1) unweighted A-Weighted unweighted unweighted A-Weighted (Note 1) THD+N 0 dB -20 dB -60 dB 0 dB -20 dB -60 dB - 117 120 95 98 -100 -97 -57 -95 -75 -35 TBD TBD TBD - dB dB dB dB dB dB dB dB dB dB 16-Bit (Note 2) Dynamic Performance - Double Speed Mode - Fs equal to 96 kHz Dynamic Range 24-Bit 40 kHz bandwidth 16-Bit (Note 2) Total Harmonic Distortion + Noise 24-Bit TBD TBD TBD 117 120 114 92 98 -100 -97 -57 -95 -75 -35 TBD TBD TBD dB dB dB dB dB dB dB dB dB dB dB 16-Bit (Note 2) Dynamic Performance - Quad-Speed Mode - Fs equal to 192 kHz Dynamic Range (Note 1) 24-Bit unweighted TBD A-Weighted TBD 40 kHz bandwidth unweighted TBD 16-Bit unweighted (Note 2) A-Weighted Total Harmonic Distortion + Noise 24-Bit (Note 1) THD+N 0 dB -20 dB -60 dB 0 dB -20 dB -60 dB - 117 120 114 92 98 -100 -97 -57 -95 -75 -35 TBD TBD TBD - dB dB dB dB dB dB dB dB dB dB dB 16-Bit (Note 2) Notes: 1. Triangular PDF dithered data. 2. Performance limited by 16-bit quantization noise. 4 DS333F1 CS4397 ANALOG CHARACTERISTICS (Continued) Parameter Symbol Min normal operation normal operation power-down state normal operation power-down (Note 3) (120 Hz) PSRR IA ID ID + IA VD = 3 V Typ 20 TBD 60 TBD 0.3 60 40 Min TBD RL CL (1 kHz) 1 Max Min TBD TBD TBD Typ 1.4VREF 0.5VREF 0.1 100 2.0 90 VD = 5 V Typ 20 TBD 30 TBD 0.3 60 40 Max TBD TBD 100 Max TBD TBD TBD mA mA µA mW mW dB dB Unit Vpp VDC dB ppm/°C mV kΩ pF dB Unit Power Supplies Supply Current VA = 5 V Power Dissipation VA = 5 V Power Supply Rejection Ratio (1 kHz) Parameter Symbol Analog Output Full Scale Differential Output Voltage Common Mode Voltage Interchannel Gain Mismatch Gain Drift Differential DC Offset AC-Load Resistance Load Capacitance Interchannel Isolation Notes: 3. Valid with the recommended capacitor values on FILT+ and CMOUT as shown in Figure 1. Increasing the capacitance will also increase the PSRR. DS333F1 5 CS4397 ANALOG CHARACTERISTICS Parameter Passband (Note 4) to -0.1 dB corner to -3 dB corner (Continued) Symbol Min Typ Max Unit Combined Digital and On-chip Analog Filter Response - Single Speed Mode -.020 .5465 (Note 5) (Note 6) (Note 7) Fs = 32 kHz Fs = 44.1 kHz Fs = 48 kHz (Note 4) to -0.1 dB corner to -3 dB corner tgd 102 37/Fs 0.470 0.492 +0.015 ±0.0001 ±0.10 ±0.10 ±0.13 Fs Fs dB dB Fs dB s dB dB dB Frequency Response 10 Hz to 20 kHz Passband Ripple StopBand StopBand Attenuation Group Delay De-emphasis Error (Relative to 1 kHz) Combined Digital and On-chip Analog Filter Response - Double Speed Mode Passband 0 0 -0.017 .570 (Note 5) tgd 82 20/Fs 0.448 0.486 0.035 ±0.0008 Fs Fs dB dB Fs dB s Frequency Response 10 Hz to 20 kHz Passband Ripple StopBand StopBand Attenuation Group Delay Combined Digital and On-chip Analog Filter Response - Quad-Speed Mode Passband (Note 4) to -0.1 dB corner to -3 dB corner Frequency Response 10 Hz to 20 kHz Passband Ripple StopBand StopBand Attenuation Group Delay (Note 5) tgd 0 0.635 83 - 11/Fs 0.385 0.472 +0.015 ±0.00065 - Fs Fs dB dB Fs dB s Notes: 4. Response is clock dependent and will scale with Fs. Note that the response plots (Figures 9-28) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs. 5. For Single-Speed Mode, the Measurement Bandwidth is 0.5465 Fs to 1.4 Fs. For Double-Speed Mode, the Measurement Bandwidth is 0.570 Fs to 1.4 Fs. For Quad-Speed Mode, the Measurement Bandwidth is 0.635 Fs to 1.3 Fs. 6. Group Delay for Fs=48 kHz 37/48 kHz=770 µs 7. De-emphasis is available only in Single Speed Mode. 6 DS333F1 CS4397 ANALOG CHARACTERISTICS - DSD MODE (TA = 25 °C; Logic "1" = VD = 5 V; VA = 5V; Logic "0" = AGND; Full-Scale Output Sine Wave, 997 Hz; Measurement Bandwidth 10 Hz to 20 kHz, unless otherwise specified. Test load RL = 1 kΩ, CL = 10 pF) Parameter Symbol (Note 1) unweighted A-Weighted (Note 1) THD+N 0 dB -20 dB -60 dB (Note 8) Min Typ Max Unit Dynamic Performance - DSD Mode Dynamic Range TBD TBD TBD 117 120 -100 -94 -54 1.2VREF 0.5VREF 0.1 100 2.0 TBD TBD TBD TBD TBD dB dB dB dB dB Vpp VDC dB ppm/°C mV Total Harmonic Distortion + Noise Analog Output - DSD Mode Full Scale Differential Output Voltage Common Mode Voltage Interchannel Gain Mismatch Gain Drift Differential DC Offset Combined Digital and On-chip Analog Filter Response - DSD Mode Passband (Note 4) to -0.1 dB corner to -3 dB corner Frequency Response 10 Hz to 20 kHz Group Delay Notes: 8. Assumes a DSD modulation index of 0.7. tgd -0.013 - 0.2/Fs 0.95 2.70 0 - Fs Fs dB s DS333F1 7 CS4397 ANALOG CHARACTERISTICS - 8X INTERPOLATOR MODE (TA = 25 °C; Logic "1" = VD = 5 V; VA = 5V; Logic "0" = AGND; Full-Scale Output Sine Wave, 997 Hz; Base Band Fs = 48 kHz, SCLK = 6.144 MHz, Measurement Bandwidth 10 Hz to 20 kHz, unless otherwise specified. Test load RL = 1 kΩ, CL = 10 pF) Parameter Symbol (Note 1) unweighted A-Weighted (Note 1) THD+N 0 dB -20 dB -60 dB Min Typ Max Unit Dynamic Performance Mode Dynamic Range TBD TBD TBD 117 120 -100 -97 -57 0.7VREF 0.5VREF 0.1 100 2.0 TBD TBD TBD TBD TBD dB dB dB dB dB Vpp VDC dB ppm/°C mV Total Harmonic Distortion + Noise Analog Output Full Scale Differential Output Voltage Common Mode Voltage Interchannel Gain Mismatch Gain Drift Differential DC Offset Combined Digital and On-chip Analog Filter Response - 8x Interpolator Mode Passband (Note 4) to -0.1 dB corner to -3 dB corner Frequency Response 10 Hz to 20 kHz Passband Ripple StopBand StopBand Attenuation Group Delay Notes: 9. Measurement Bandwidth is 6.08 to 9.6 Fs (Note 9) tgd -0.0008 6.08 56 0.9/Fs 2.10 3.52 0 0 - Fs Fs dB dB Fs dB s 8 DS333F1 CS4397 DIGITAL CHARACTERISTICS (TA = 25°C; VD = Parameters High-Level Input Voltage Low-Level Input Voltage Input Leakage Current Input Capacitance Maximum MUTEC Drive Current VD = 5 V VD = 3 V VD = 5 V VD = 3 V 3.0V - 5.25V) Symbol VIH VIL Iin Min 2.0 2.0 Typ 8 3 Max 0.8 0.8 ±10 Units V V V V µA pF mA ABSOLUTE MAXIMUM RATINGS (AGND = 0 V, all voltages with respect to ground.) Parameter DC Power Supply: Positive Analog Positive Digital Reference Voltage Input Current, Any Pin Except Supplies Digital Input Voltage Ambient Operating Temperature (power applied) Storage Temperature Symbol VA VD VREF Iin VIND TA Tstg Min -0.3 -0.3 -0.3 -0.3 -55 -65 Max 6.0 6.0 VA ±10 (VD)+0.4 125 150 Unit V V V mA V °C °C WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes. RECOMMENDED OPERATING CONDITIONS (DGND = 0V; all voltages with respect to ground) Parameter DC Power Supply: Positive Digital Positive Analog Reference Voltage Specified Temperature Range Symbol VD VA VREF TA Min 3.0 4.75 TBD -10 Typ 3.3 5.0 5.0 Max 5.25 5.25 VA 70 Unit V V V °C DS333F1 9 CS4397 SWITCHING CHARACTERISTICS (TA= -10 to 70°C; Logic 0 = AGND = DGND; Logic 1 = VD = 5.25 to 3.0 Volts; CL = 20 pF) Parameter Input Sample Rate (Single-speed mode) (Double-speed mode) (Quad-speed mode) Symbol Fs Fs Fs Min 16 50 100 45 4.096 6.144 8.192 12.288 40 20 20 20 20 Typ 50 50 Max 50 100 200 55 12.8 19.2 25.6 38.4 60 256×Fs 128×Fs 64×Fs Unit kHz kHz kHz % MHz MHz MHz MHz % Hz Hz Hz ns ns ns ns LRCK Duty Cycle MCLK Frequency (Single-speed 256 Fs, Double speed 128 Fs or Quad-speed 64 Fs) MCLK Frequency (Single-speed 384 Fs, Double speed 192 Fs or Quad-speed, 96 Fs MCLK Frequency (Single-speed 512 Fs, Double speed 256 Fs or Quad-speed, 128 Fs MCLK Frequency (Single-speed 768 Fs, Double speed 384 Fs or Quad-speed, 192 Fs MCLK Duty Cycle SCLK Frequency (Single-speed mode) (Double-speed mode) (Quad-speed mode) SCLK rising to LRCK edge delay SCLK rising to LRCK edge setup time SDATA valid to SCLK rising setup time SCLK rising to SDATA hold time tslrd tslrs tsdlrs tsdh LRCK t slrd t slrs SCLK t sdlrs t sdh SDATA Figure 1. Serial Audio Input Timing 10 DS333F1 CS4397 DSD - SWITCHING CHARACTERISTICS (TA= -10 to 70°C; Logic 0 = AGND = DGND; Logic 1 = VD = 5.25 to 3.0 Volts; CL = 20 pF) Parameter Input Bit Rate per Channel Master Clock Frequency MCLK Duty Cycle DSD_SCLK Pulse Width Low DSD_SCLK Pulse Width High DSD_SCLK Frequency Symbol (64x Oversampled) (128x Oversampled) (CLKMODE = 0) (CLKMODE = 1) (All DSD modes) tsclkl tsclkh Min 1.024 2.048 4.096 6.144 40 20 20 1.024 2.048 20 20 Typ Max 3.2 6.4 12.8 19.2 60 3.2 6.4 Unit Mb/s Mb/s MHz MHz % ns ns MHz MHz ns ns (64x Oversampled) (128x Oversampled) DSD_LI_R valid to DSD_SCLK rising setup time DSD_SCLK rising to DSD_L or DSD_R hold time tsdlrs tsdh t sclkh t sclkl DSD_SCLK t sdlrs DSD_L, DSD_R t sdh Figure 2. Direct Stream Digital - Serial Audio Input Timing DS333F1 11 CS4397 8X INTERPOLATOR - SWITCHING CHARACTERISTICS (TA= -10 to 70°C; Logic 0 = AGND = DGND; Logic 1 = VD = 5.25 to 3.0 Volts; CL = 20 pF) Parameter Input Sample Rate MCLK Frequency (Note 10) (MCLK = 32×Fs) (MCLK = 48×Fs) (MCLK = 64×Fs) (MCLK = 96×Fs) Symbol Fs Min 128 4.096 6.144 8.192 12.288 40 25 20 20 20 20 Typ Max 400 12.8 19.2 25.6 28.4 50 75 32xFs Unit kHz MHz MHz MHz MHz % % MHz ns ns ns ns MCLK Duty Cycle WCKI Duty Cycle BCKI Frequency BCKI rising to WCKI edge delay BCKI rising to WCKI edge setup time SDATA valid to BCKI rising setup time BCKI rising to DIL/DIR hold time tslrd tslrs tsdlrs tsdh Notes: 10. Fs refers to the input sample rate to the Digital-to-Analog converter, i.e. Fs = 44.1 kHz × 8 = 352.8 kHz. WCKI t slrd t slrs t sclkl t sclkh BCKI t sdlrs DIL/DIR t sdh Figure 3. Serial Audio Input Timing 12 DS333F1 CS4397 SWITCHING CHARACTERISTICS - CONTROL PORT (TA = 25 °C; VD = 5.25 V to 3.0 Volts; Inputs: logic 0 = AGND, logic 1 = VD, CL = 30 pF) Parameter Symbol fscl tirs tbuf thdst tlow thigh tsust (Note 11) thdd tsud tr tf tsusp Min 500 4.7 4.0 4.7 4.0 4.7 0 250 4.7 Max 100 1 300 Unit KHz ns µs µs µs µs µs µs ns µs ns µs I2C® Mode SCL Clock Frequency RST Rising Edge to Start Bus Free Time Between Transmissions Start Condition Hold Time (prior to first clock pulse) Clock Low time Clock High Time Setup Time for Repeated Start Condition SDA Hold Time from SCL Falling SDA Setup time to SCL Rising Rise Time of Both SDA and SCL Lines Fall Time of Both SDA and SCL Lines Setup Time for Stop Condition Notes: 11. Data must be held for sufficient time to bridge the 300 ns transition time of SCL. RST t irs Stop SDA Start Repeated Start Stop t buf SCL t hdst t high t hdst tf t susp t low t hdd t sud t sust tr Figure 4. I2C Control Port Timing DS333F1 13 CS4397 SWITCHING CHARACTERISTICS - CONTROL PORT (TA = 25 °C; VD = 5.25 V to 3.0 Volts; Inputs: logic 0 = AGND, logic 1 = VD, CL = 30 pF) Parameter Symbol fsclk tsrs (Note 12) tspi tcsh tcss tscl tsch tdsu (Note 13) (Note 14) (Note 14) tdh tr2 tf2 tov Min 500 500 1.0 20 66 66 40 15 45 Max 6 100 100 Unit MHz ns ns µs ns ns ns ns ns ns ns ns SPI Mode CCLK Clock Frequency RST Rising Edge to CS Falling CCLK Edge to CS Falling CS High Time Between Transmissions CS Falling to CCLK Edge CCLK Low Time CCLK High Time CDIN to CCLK Rising Setup Time CCLK Rising to DATA Hold Time Rise Time of CCLK and CDIN Fall Time of CCLK and CDIN CCLK Falling to CDOUT valid Notes: 12. tspi only needed before first falling edge of CS after RST rising edge. tspi = 0 at all other times. 13. Data must be held for sufficient time to bridge the transition time of CCLK. 14. For FSCK < 1 MHz RST t srs CS t spi t css CCLK t scl t sch t csh t r2 CDIN t f2 t dsu CDOUT t dh t ov Figure 5. SPI Control Port Timing 14 DS333F1 CS4397 2.0 TYPICAL CONNECTION DIAGRAM +5 to +3 V Digital + 1 µF 0.1 µ F 7 8 VD VD M0 (SDA/CDOUT) M1 (GND) M2 (SCL/CCLK) M3 (AD1/CDIN) M4 (AD0/CS) C/H 1.0 µ F 0.1 µf + +5V Analog 5 Mode Select (Control Port) 14 4 3 2 16 22 VA VREF 28 0.1 µf 27 0.1 µf 0.1 µf +5V Analog FILT+ + 100 µf 5.6 µf FILT- 26 CMOUT 25 24 Analog Conditioning + CS4397 12 11 Audio Data Processor 13 15 LRCK AOUTL- SCLK AOUTL+ 23 SDATA MUTE RST MCLK DGND 9 6 AOUTR+ 20 AGND 21 18 MUTEC 17 AOUTR19 Analog Conditioning 1 10 External Clock Figure 6. Typical Connection Diagram - Hardware Mode (Control Port Mode) DS333F1 15 CS4397 3.0 REGISTER DESCRIPTION 3.1 DIFFERENTIAL DC OFFSET CALIBRATION Mode Control Register (address 01h) 7 CAL 6 MUTE 5 M4 4 M3 3 M2 2 M1 1 M0 0 PDN Access: R/W in I2C and SPI. Default: 0 - Disabled Function: Enabling this function will initiate a calibration to minimize the differential DC offset. This function will be automatically reset following completion of the calibration sequence. CAL 0 1 MODE Disabled : CAL complete Enabled : CAL initiated Table 1. 3.2 SOFT MUTE Mode Control Register (address 01h) 7 CAL 6 MUTE 5 M4 4 M3 3 M2 2 M1 1 M0 0 PDN Access: R/W in I2C and SPI. Default: 0 - Enabled Function: The analog outputs will ramp to a muted state when enabled. The ramp requires 1152 left/right clock cycles in Single Speed, 2304 cycles in Double Speed and 4608 cycles in Quad Speed mode. The bias voltage on the outputs will be retained and MUTEC will go low at the completion of the ramp period. The analog outputs will ramp to a normal state when this function transitions from the enabled to disabled state. The ramp requires 1152 left/right clock cycles in Single Speed, 2304 cycles in Double Speed and 4608 cycles in Quad Speed mode. The MUTEC will go high immediately on disabling of MUTE. MUTE 0 1 MODE Enabled Disabled Table 2. 16 DS333F1 CS4397 3.3 MODE SELECT Mode Control Register (address 01h) 7 CAL 6 MUTE 5 M4 4 M3 3 M2 2 M1 1 M0 0 PDN Access: R/W in I2C and SPI. Default: 00000 Function: The Mode Select pins determine the operational mode of the device as detailed in Tables 9-14. The options include: Selection of the Digital Interface Format which determines the required relationship between the Left/Right clock, serial clock and serial data as detailed in Figures 29-33 Selection of the standard 15 µs/50 µs digital de-emphasis filter response, Figure 28, which requires reconfiguration of the digital filter to maintain the proper filter response for 32, 44.1 or 48 kHz sample rates. Selection of the appropriate clocking mode to match the input sample rates. Access to the Direct Stream Digital Mode Access to the 8x Interpolation Input Mode 3.4 POWER DOWN Mode Control Register (address 01h) 7 CAL 6 MUTE 5 M4 4 M3 3 M2 2 M1 1 M0 0 PDN Access: R/W in I2C and SPI. Default: 1 - Powered Down Function: The analog and digital sections will be placed into a power-down mode when this function is enabled. This bit must be cleared to resume normal operation. PDN 0 1 MODE Disabled Enabled Table 3. DS333F1 17 CS4397 4.0 PIN DESCRIPTION - PCM MODE Reset RST See Description M4(AD0/CS) See Description M3(AD1/CDIN) See Description M2(SCL/CCLK) See Description M0(SDA/CDOUT) Digital Ground DGND Digital Power VD Digital Power VD Digital Ground DGND Master Clock MCLK Serial Clock SCLK Left/Right Clock LRCK Serial Data SDATA See Description M1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VREF FILT+ FILTCMOUT AOUTLAOUTL+ VA AGND AOUTR+ AOUTRAGND MUTEC C/H MUTE Voltage Reference Reference Filter Reference Ground Common ModeS Voltage Differential Output Differential Output Analog Power Analog Ground Differential Output Differential Output Analog Ground Mute Control Control port/Hardware select Soft Mute Reset - RST Pin 1, Input Function: The device enters a low power mode and all internal state machines registers are reset when low. When high, the device will be in a normal operation mode . RST 0 1 Digital Ground - DGND DESCRIPTION Enabled Normal operation mode Pins 6 and 9, Inputs Function: Digital ground reference. Digital Power - VD Pins 7 and 8, Input Function: Digital power supply. Typically 5.0 to 3.0 VDC. Master Clock - MCLK Pin 10, Input Function: The master clock frequency must be either 256x, 384x, 512x or 768x the input sample rate in Single Speed Mode; either 128x, 192x 256x or 384x the input sample rate in Double Speed Mode; or 64x, 96x 128x or 192x the input sample rate in Quad Speed Mode. Tables 4-6 illustrate the standard audio sample rates and the required master clock frequencies. 18 DS333F1 CS4397 Sample Rate (kHz) 32 44.1 48 MCLK (MHz) 384x 512x 12.2880 16.3840 16.9344 22.5792 18.4320 24.5760 256x 8.1920 11.2896 12.2880 768x 24.5760 33.8688 36.8640 Table 4. Single Speed (16 to 50 kHz sample rates) Common Clock Frequencies Sample Rate (kHz) 64 88.2 96 128x 8.1920 11.2896 12.2880 MCLK (MHz) 192x 256x 12.2880 16.3840 16.9344 22.5792 18.4320 24.5760 384x 24.5760 33.8688 36.8640 Table 5. Double Speed (50 to 100 kHz sample rates) Common Clock Frequencies Sample Rate (kHz) 176.4 192 MCLK (MHz) 64x 11.2896 12.2880 96x 16.9344 18.4320 128x 22.5792 24.5760 192x 33.8688 36.8640 Table 6. Quad Speed (100 to 200 kHz sample rates) Common Clock Frequencies Serial Clock - SCLK Pin 11, Input Function: Clocks individual bits of serial data into the SDATA pin. The required relationship between the Left/Right clock, serial clock and serial data is defined by either the Mode Control Byte in Control Port Mode or the M0 - M4 pins in Hardware Mode. The options are detailed in Figures 29-33 Left/Right Clock - LRCK Pin 12, Input Function: The Left/Right clock determines which channel is currently being input on the serial audio data input, SDATA. The frequency of the Left/Right clock must be at the input sample rate. Audio samples in Left/Right sample pairs will be simultaneously output from the digital-to-analog converter whereas Right/Left pairs will exhibit a one sample period difference. The required relationship between the Left/Right clock, serial clock and serial data is defined by the Mode Control Byte and the options are detailed in Figures 29-33 Serial Audio Data - SDATA Pin 13, Input Function: Two's complement MSB-first serial data is input on this pin. The data is clocked into SDATA via the serial clock and the channel is determined by the Left/Right clock. The required relationship between the Left/Right clock, serial clock and serial data is defined by the Mode Control Byte and the options are detailed inin Figures 29-33 Soft Mute - MUTE Pin 15, Input Function: The analog outputs will ramp to a muted state when enabled. The ramp requires 1152 left/right clock cy- DS333F1 19 CS4397 cles in Single Speed, 2304 cycles in Double Speed and 4608 cycles in Quad Speed mode. The bias voltage on the outputs will be retained and MUTEC will go active at the completion of the ramp period. The analog outputs will ramp to a normal state when this function transitions from the enabled to disabled state. The ramp requires 1152 left/right clock cycles in Single Speed, 2304 cycles in Double Speed and 4608 cycles in Quad Speed mode. The MUTEC will release immediately on setting MUTE = 1. The converter analog outputs will mute when enabled. The bias voltage on the outputs will be retained and MUTEC will go active during the mute period. Mute 0 1 DESCRIPTION Enabled Normal operation mode Control Port / Hardware Mode Select - C/H Pin 16, Input Function: Determines if the device will operate in either the Hardware Mode or Control Port Mode. C/H 0 1 Mute Control - MUTEC DESCRIPTION Hardware Mode Enabled Control Port Mode Enabled Pin 17, Output Function: The Mute Control pin goes low during power-up initialization, reset, muting, master clock to left/right clock frequency ratio is incorrect or power-down. This pin is intended to be used as a control for an external mute circuit to prevent the clicks and pops that can occur in any single supply system. Use of Mute Control is not mandatory but recommended for designs requiring the absolute minimum in extraneous clicks and pops. Analog Ground - AGND Pins 18 and 21, Inputs Function: Analog ground reference. Differential Analog Outpus - AOUTR- , AOUTR+ and AOUTL- , AOUTL+ Pins 19, 20, 23 and 24, Outputs Function: The full scale differential analog output level is specified in the Analog Characteristics specifications table. Analog Power - VA Pin 22, Input Function: Power for the analog and reference circuits. Typically 5VDC. 20 DS333F1 CS4397 Common Mode Voltage - CMOUT Pin 25, Output Function: Filter connection for internal bias voltage, typically 50% of VREF. Capacitors must be connected from CMOUT to analog ground, as shown in Figure 6. CMOUT has a typical source impedence of 25 kΩ and any current drawn from this pin will alter device performance Reference Ground - FILT- Pin 26, Input Function: Ground reference for the internal sampling circuits. Must be connected to analog ground. Reference Filter - FILT+ Pin 27, Output Function: Positive reference for internal sampling circuits. External capacitors are required from FILT+ to analog ground, as shown in Figure 6. The recommended values will typically provide 60 dB of PSRR at 1 kHz and 40 dB of PSRR at 120 Hz. FILT+ is not intended to supply external current. Voltage Reference Input- VREF Pin 28, Input Function: Analog voltage reference. Typically 5VDC. HARDWARE MODE Mode Select - M0, M1, M2, M3, M4 Pins 2, 3, 4, 5 and 14, Inputs Function: The Mode Select pins determine the operational mode of the device as detailed in Tables 9-14. The options include; Selection of the Digital Interface Format which determines the required relationship between the Left/Right clock, serial clock and serial data as detailed in Figures 29-33 Selection of the standard 15 µs/50 µs digital de-emphasis filter response, Figure 28, which requires reconfiguration of the digital filter to maintain the proper filter response for 32, 44.1 or 48 kHz sample rates. Selection of the appropriate clocking mode to match the input sample rates. Access to the Direct Stream Digital Mode Access to the 8x Interpolation Input Mode CONTROL PORT MODE Address Bit 0 / Chip Select - AD0 / CS Pin 2, Input Function: In I2C mode, AD0 is a chip address bit. CS is used to enable the control port interface in SPI mode. The device will enter the SPI mode at anytime a high to low transition is detected on this pin. Once the device has entered the SPI mode, it will remain until either the part is reset or undergoes a power-down cycle. DS333F1 21 CS4397 Address Bit 1 / Control Data Input - AD1/CDIN Pin 3, Input Function: In I2C mode, AD1 is a chip address bit. CDIN is the control data input line for the control port interface in SPI mode. Serial Control Interface Clock - SCL/CCLK Pin 4, Input Function: In I2C mode, SCL clocks the serial control data into or from SDA/CDOUT. In SPI mode, CCLK clocks the serial data into AD1/CDIN and out of SDA/CDOUT. Serial Control Data I/O - SDA/CDOUT Pin 5, Input/Output Function: In I2C mode, SDA is a data input/output. CDOUT is the control data output for the control port interface in SPI mode. M1 - Mode Select Pin 14, Input Function: This pin is not used in Control Port Mode and must be terminated to ground. 22 DS333F1 CS4397 5.0 PIN DESCRIPTION - DSD MODE Refer to PCM mode RST Refer to PCM mode M4(ADO/CS) Refer to PCM mode M3(AD1/CDIN) Refer to PCM mode M2(SCL/CCLK) Refer to PCM mode M0(SDA/CDOUT) Refer to PCM mode DGND Refer to PCM mode VD Refer to PCM mode VD Refer to PCM mode DGND Master Clock MCLK DSD Serial Clock DSD_SCLK Master Clock Mode CLKMODE Left Channel Data DSD_L Right Channel Data DSD_R Master Clock - MCLK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VREF FILT+ FILTCMOUT AOUTLAOUTL+ VA AGND AOUTR+ AOUTRAGND MUTEC C/H MUTE Refer to PCM Refer to PCM Refer to PCM Refer to PCM Refer to PCM Refer to PCM Refer to PCM Refer to PCM Refer to PCM Refer to PCM Refer to PCM Refer to PCM Refer to PCM Refer to PCM mode mode mode mode mode mode mode mode mode mode mode mode mode mode Pin 10, Input Function: The master clock frequency must be either 4x or 6x the DSD data rate for 64x oversampled DSD data and 2x or 3x the DSD data rate for 128x oversampled DSD data, refer to Table 7. CLKMODE Pin 12, Input Function: This pin determines the allowable Master Clock to DSD data ratio as defined in Table 7. CLKMODE DSD OverSampling Ratio 64x 128x 0 4x 2x 1 6x 3x Table 7. MCLK to DSD Data Rate Clock Ratios DSD Serial Clock - DSD_SCLK Pin 11, Input Function: Clocks the individual bits of the DSD audio data into the DSD_L and DSD_R pins. Audio Data - DSD_L and DSD_R Pins 13 and 14, Inputs Function: Direct Stream Digital audio data is clocked into DSD_L and DSD_R via the DSD serial clock. DS333F1 23 CS4397 6.0 PIN DESCRIPTION - 8X INTERPOLATOR MODE Refer to PCM mode RST Refer to PCM mode M4(AD0/CS) Refer to PCM mode M3(AD1/CDIN) Refer to PCM mode M 2(SCL/CCLK) Refer to PCM mode M0(SDA/CDOUT) Refer to PCM mode DGND Refer to PCM mode VD Refer to PCM mode VD Refer to PCM mode DGND Master Clock MCLK Bit Clock BCKI Word Clock W CKI Left Channel Data DIL Right Channel Data DIR Master Clock - MCLK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VREF FILT+ FILTCMOUT AOUTLAOUTL+ VA AGND AOUTR+ AOUTRAGND MUTEC C/H MUTE Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Refer to PCM mode Pin 10, Input Function: The master clock frequency must be either 32x, 48x, 64x or 96x the input sample rate. Table 8 illustrates the standard audio sample rates and the required master clock frequencies. Sample Rate (kHz) 32 x 8 44.1 x 8 48 x 8 32x 8.1920 11.2896 12.2880 MCLK (MHz) 48x 64x 12.2880 16.384 16.9344 22.579 18.4320 24.576 96x 24.576 33.869 36.864 Table 8. Common Clock Frequencies Bit Clock - BCKI Pin 11, Input Function: Clocks the individual serial data bits into the DIL and DIR pins. Refer to Figure 33 W ord Clock - WCKI Pin 12, Input Function: The word clock determines which channel is currently being input on the serial audio data input, SDATA. The frequency of the word clock must be at 8x the baseband sample rate. Refer to Figure 33. Serial Audio Data - DIR and DIL Pins 12 and 13, Inputs Function: Two's complement MSB-first serial data is input on these pins. The data is clocked into DIL and DIR via the bit clock. Refer to Figure 33. 24 DS333F1 CS4397 7.0 APPLICATIONS 7.1 Recommended Power-up Sequence 1. Hold RST low until the power supplies, master, and left/right clocks are stable. 2. Bring RST high. DS333F1 25 CS4397 8.0 CONTROL PORT INTERFACE The control port is used to load all the internal settings of the CS4397. The operation of the control port may be completely asynchronous to the audio sample rate. However, to avoid potential interference problems, the control port pins should remain static if no operation is required. The control port has 2 modes: SPI and I2C, with the CS4397 operating as a slave device in both modes. If I2C operation is desired, AD0/CS should be tied to VD or DGND. If the CS4397 ever detects a high to low transition on AD0/CS after power-up, SPI mode will be selected. 8.1 SPI Mode In SPI mode, CS is the CS4397 chip select signal, CCLK is the control port bit clock, CDIN is the input data line from the microcontroller, CDOUT is the data output and the chip address is 0010000. The data is clocked on the rising edge of CCLK. Figure 7 shows the operation of the control port in SPI mode. To write to a register, bring CS low. The first 7 bits on CDIN form the chip address, and must be 0010000. The eighth bit is a read/write indicator (R/W). The next 8 bits form the Memory Address Pointer (MAP), which is set to 01h. The next 8 bits are the data which will be placed into the register designated by the MAP. 8.2 I2C Mode In I2C mode, SDA is a bi-directional data line. Data is clocked into and out of the part by the clock, SCL, with the clock to data relationship as shown in Figure 3. There is no CS pin. Pins AD0 and AD1 form the partial chip address and should be tied to VD or DGND as required. The 7-bit address field, which is the first byte sent to the CS4397, must be 00100(AD1)(AD0) where (AD1) and (AD0) match the setting of the AD0 and AD1 pins. The eighth bit of the address byte is the R/W bit (high for a read, low for a write). If the operation is a write, the next byte is the Memory Address Pointer, MAP, which selects the register to be read or written. The MAP is then followed by the data to be written. If the operation is a read, then the contents of the register pointed to by the MAP will be output after the chip address. For more information on I2C, please see “The I2C-Bus Specification: Version 2.0”, listed in the References section. Memory Address Pointer (MAP) 7 INCR 0 6 Reserved 0 5 Reserved 0 4 Reserved 0 3 Reserved 0 2 MAP2 0 1 MAP1 0 0 MAP0 1 INCR (Auto MAP Increment Enable) Default = ‘0’ 0 - Disabled 1 - Enabled MAP0-2 (Memory Address Pointer) Default = ‘001’ 26 DS333F1 CS4397 CS CCLK CHIP ADDRESS CDIN 0010000 R/W MAP MSB DATA LSB byte 1 MAP = Memory Address Pointer = 0 byte n Figure 7. Control Port Timing, SPI mode Note 1 SDA 001000 ADDR AD0 R/W ACK DATA 1-8 ACK DATA 1-8 ACK SCL Start Stop Note: If operation is a write, this byte contains the Memory Address Pointer, MAP. Figure 8. Control Port Timing, I2C Mode DS333F1 27 CS4397 M4 0 0 0 0 M1 (DIF1) 0 0 1 1 M0 (DIF0) 0 1 0 1 DESCRIPTION Left Justified, up to 24-bit data I2S, up to 24-bit data Right Justified, 16-bit Data Right Justified, 24-bit Data FORMAT 0 1 2 3 FIGURE 29 30 31 33 Table 9. Single Speed (16 to 50 kHz) Digital Interface Format Options M4 0 0 0 0 M3 (DEM1) 0 0 1 1 M2 (DEM0) 0 1 0 1 DESCRIPTION 32 kHz De-Emphasis 44.1 kHz De-Emphasis 48 kHz De-Emphasis De-Emphasis Disabled FIGURE 28 28 28 - Table 10. Single Speed (16 to 50 kHz) De-Emphasis Options M4 1 1 1 1 M3 1 1 1 1 M2 1 1 1 1 M1 0 0 1 1 M0 0 1 0 1 DESCRIPTION Left Justified up to 24-bit data, Format 0 I2S up to 24-bit data, Format 1 Right Justified 16-bit data, Format 2 Right Justified 24-bit data, Format 3 Table 11. Double Speed (50 to 100 kHz) Sample Rate Mode Options M4 1 1 1 1 M3 1 1 1 1 M2 0 0 0 0 M1 0 0 1 1 M0 0 1 0 1 DESCRIPTION Left Justified up to 24-bit data, Format 0 I2S up to 24-bit data, Format 1 Right Justified 16-bit data, Format 2 Right Justified 24-bit data, Format 3 Table 12. Quad (100 to 200 kHz) Sample Rate Mode Options M4 1 1 M3 0 0 M2 0 0 M1 0 (DIR) 0 (DIR) M0 0 1 DESCRIPTION Right Justified 20-bit data Right Justified 24-bit data Table 13. 8x Interpolated Input Mode Options M4 1 1 M3 0 0 M2 1 1 M1 0 (DSD_R) 0 (DSD_R) M0 0 1 DESCRIPTION 64x Oversampled DSD 128x Oversampled DSD Table 14. Direct Stream Digital Options 28 DS333F1 CS4397 0 -20 -40 Amplitude dB Amplitude dB 0 -20 -40 -60 -80 -100 -120 -140 -160 0.45 -60 -80 -100 -120 -140 -160 0.46 0.48 0.52 0.56 0.58 0.6 0.45 0.46 0.47 0.48 0.49 0.50.50 0.52 0.53 0.540.54 0.56 0.57 0.58 0.59 0.6 0.51 0.55 Frequency (normalized to Fs) 0.5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 0.95 1 Frequency (normalized to Fs) Figure 9. Single-speed Transition Band 0 -1 -2 Amplitude dB Amplitude dB -3 -4 -5 -6 -7 -8 -9 -10 0.45 0.46 0.47 0.48 0.49 0.5 0.51 0.52 0.1 0.08 0.06 0.04 0.02 0 -0.02 -0.04 -0.06 -0.08 -0.1 Figure 10. Single-speed Stopband Rejection 0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 Frequency (normalized to Fs) Frequency (normalized to Fs) Figure 11. Single-speed Transition Band 0 -20 Amplitude dB -40 Amplitude dB -60 -80 -100 -120 -140 0.4 0.45 0.5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 0.95 1 Frequency (normalized to Fs) Figure 12. Single-speed Frequency Response 0 -20 -40 -60 -80 -100 -120 -140 0.4 0.45 0.5 Frequency (normalized to Fs) 0.55 0.6 Figure 13. Double-speed Stopband 0 -1 -2 Amplitude dB Amplitude dB -3 -4 -5 -6 -7 -8 -9 -10 0.42 0.43 0.44 0.45 0.46 0.47 0.48 0.49 0.5 0.51 0.52 0.1 0.08 0.06 0.04 0.02 0 -0.02 -0.04 -0.06 -0.08 -0.1 0 Figure 14. Double-speed Transition Band 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 Frequency (normalized to Fs) Frequency (normalized to Fs) Figure 15. Double-speed Transition Band DS333F1 Figure 16. Double-speed Frequency Response 29 CS4397 0 -20 -40 Amplitude dB -60 -80 -100 -120 -140 -160 0.4 0.45 0.5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 0.95 1 Frequency (normalized to Fs) Amplitude dB 0 -20 -40 -60 -80 -100 -120 -140 -160 0.5 0.52 0.54 0.56 0.58 0.6 0.62 0.64 0.66 0.68 0.7 Frequency (normalized to Fs) Figure 17. Quad-speed Stopband Rejection 0 -1 -2 Amplitude dB Amplitude dB -3 -4 -5 -6 -7 -8 -9 -10 0.35 0.37 0.39 0.41 0.43 0.45 0.47 0.49 0.51 0.53 0.1 0.08 0.06 0.04 0.02 0 -0.02 -0.04 -0.06 -0.08 -0.1 0 Figure 18. Quad-speed Transition Band 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 Frequency (normalized to Fs) Frequency (normalized to Fs) Figure 19. Quad-speed Transition Band 0 -20 Amplitude dB Amplitude dB 20 0 -20 -40 -60 -80 -100 -120 .3 0.6 Figure 20. Quad-speed Frequency Response -40 -60 -80 -100 -120 -140 0.7 .4 0.8 0.9 .5 1 1.1 .6 1.2 1.3 .7 1.4 1.5 .8 1.6 1.7 .9 1.8 1.9 1.0 2 .3 2.4 0.6 2.8 0.7 .4 3.2 0.8 3.6 0.9 .5 4.0 1.1 4.4 1.2 4.8 1.3 .6 5.2 1 .75.6 1.4 6.0 1.5 .8 6.4 1.6 Frequency (normalized to Fs) Frequency (normalized to Fs) Figure 21. 8x Interpolator Stop Band 0 -1 -2 Amplitude dB Amplitude dB -3 -4 -5 -6 -7 -8 -9 -10 .25 2 0.5 .3 2.4 0.6 3.52.8 0.7 4.0 0.83.2 4.5 0.93.6 5.0 14.0 5.5 4.4 1.1 6.0 4.8 1.2 Figure 22. 8x Interpolator Transition Band 0.1 0.08 0.06 0.04 0.02 0 -0.02 -0.04 -0.06 -0.08 -0.1 0 .05 0.1 .1 0.2 1.5 0.3 .2 0.4 .25 0.5 .3 0.6 Frequency (normalized to Fs) Frequency (normalized to Fs) Figure 23. 8x Interpolator Transition Band Figure 24. 8x Interpolator Frequency Response 30 DS333F1 CS4397 0 -10 -20 Amplitude dB Amplitude dB 0 1 2 3 4 5 6 7 8 9 10 -30 -40 -50 -60 -70 -80 -90 -100 Frequency (normalized to Fs) 0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 2.5 3 3.5 4 4.5 5 5.5 6 Frequency (normalized to Fs) Figure 25. DSD Frequency Response Gain dB Figure 26. DSD Transition Band 0 -1 -2 Amplitude dB -3 -4 -5 -6 -7 -8 -9 -10 0 0.5 1 1.5 2 2.5 3 3.5 4 Frequency (normalized to Fs) T1=50 µs 0dB T2 = 15 µs -10dB F1 3.183 kHz F2 Frequency 10.61 kHz Figure 27. DSD Transition Band Figure 28. De-Emphasis Curve DS333F1 31 CS4397 LRCK SCLK Left Channel Right Channel SDATA MSB -1 -2 -3 -4 -5 +5 +4 +3 +2 +1 LSB MSB -1 -2 -3 -4 +5 +4 +3 +2 +1 LSB Figure 29. Format 0, Left Justified LRCK SCLK Left Channel Right Channel SDATA MSB -1 -2 -3 -4 -5 +5 +4 +3 +2 +1 LSB MSB -1 -2 -3 -4 +5 +4 +3 +2 +1 LSB Figure 30. Format 1, I2S LRCK Left Channel Right Channel SCLK SDATA 15 14 13 12 11 10 9 8 7 6 5 43210 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 32 clocks Figure 31. Format 2, Right Justified, 16-Bit Data LRCK Left Channel Right Channel SCLK SDATA 0 23 22 21 20 19 18 765 43210 23 22 21 20 19 18 765 43210 32 clocks Figure 32. Format 3, Right Justified, 24-Bit Data WCKI BCKI DIL/DIR LSB MSB 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 LSB Figure 33. Format 4, 8x Interpolator Mode 32 DS333F1 CS4397 9.0 PARAMETER DEFINITIONS Total Harmonic Distortion + Noise (THD+N) The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 10Hz to 20kHz), including distortion components. Expressed in decibels. Dynamic Range The ratio of the full scale rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic range is a signal-to-noise measurement over the specified bandwidth made with a -60 dBFS signal. 60 dB is then added to the resulting measurement to refer the measurement to full scale. This technique ensures that the distortion components are below the noise level and do not effect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307. Interchannel Isolation A measure of crosstalk between the left and right channels. Measured for each channel at the converter's output with all zeros to the input under test and a full-scale signal applied to the other channel. Units in decibels. Interchannel Gain Mismatch The gain difference between left and right channels. Units in decibels. Gain Error The deviation from the nominal full scale analog output for a full scale digital input. Gain Drift The change in gain value with temperature. Units in ppm/°C. 10.0 REFERENCES 1) "How to Achieve Optimum Performance from Delta-Sigma A/D & D/A Converters" by Steven Harris. Paper presented at the 93rd Convention of the Audio Engineering Society, October 1992. 2) CDB4397 Evaluation Board Datasheet 3) “The I2C-Bus Specification: Version 2.0” Philips Semiconductors, December 1998. http://www.semiconductors.philips.com DS333F1 33 CS4397 11.0 PACKAGE DIMENSIONS 28L SOIC (300 MIL BODY) PACKAGE DRAWING E H 1 b c D SEATING PLANE e A1 L A ∝ DIM A A1 B C D E e H L INCHES MIN 0.093 0.004 0.013 0.009 0.697 0.29G10 1 0.040 0.394 0.016 0° MAX 0.104 0.012 0.020 0.013 0.713 0.299 0.060 0.419 0.050 8° MILLIMETERS MIN MAX 2.35 2.65 0.10 0.30 0.33 0.51 0.23 0.32 17.70 18.10 7.40 7.60 1.02 10.00 0.40 0° 1.52 10.65 1.27 8° ∝ JEDEC #: MS-013 34 DS333F1