0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
CS3013_0910

CS3013_0910

  • 厂商:

    CIRRUS(凌云)

  • 封装:

  • 描述:

    CS3013_0910 - Low-power / Low-voltage Precision Amplifier - Cirrus Logic

  • 数据手册
  • 价格&库存
CS3013_0910 数据手册
10/15/09 CS3013 Low-power / Low-voltage Precision Amplifier Features & Description      Description The CS3013 single amplifier is designed for precision amplification of low-level signals. These amplifiers achieve excellent offset stability, high open loop gain, and low noise. The device also exhibits excellent CMRR and PSRR. The common mode input range includes the supply rails. The amplifiers operate with any supply voltage from 2.7 V to 5 V (±1.35 V to ±2.50 V). Low Offset: – 10 μV Typ. Low Drift: – 0.05 μV/°C Max. Low Noise: – 22 nV/√Hz Open-loop Voltage Gain: – 135 dB Typ. Rail-to-Rail Inputs  Rail-to-Rail Output Swing – to within 20 mV of supply voltage   Pin Configurations CS3013 (Top View) 0.5 mA Supply Current Slew rate: – 0.25 V/μs NC 1 1 2 3 4 + 8 NC 7 6 5 V+ 1 Applications     -IN +IN V- Thermocouple/Thermopile Amplifiers Load Cell and Bridge Transducer Amplifiers Precision Instrumentation Battery-powered Systems Output NC 1 1. Must not be connected. 8-Lead SOIC 1000 300 200 100 100 0 10 -100 -200 1 0.01 0.1 1 10 -300 0 1 2 3 4 5 6 7 8 9 10 Frequency (Hz) Time (sec) Noise vs. Frequency (Measured) 0.01 Hz to 10 Hz Noise Performance Cirrus Logic, Inc. http://www.cirrus.com Copyright  Cirrus Logic, Inc. 2009 (All Rights Reserved) OCT ‘09 DS736F3 10/15/09 CS3013 TABLE OF CONTENTS 1. CHARACTERISTICS AND SPECIFICATIONS ............................................. 3 1.1 5 V Electrical Characteristics ................................................................... 3 1.2 3 V Electrical Characteristics ................................................................... 4 1.3 Absolute Maximum Ratings ..................................................................... 5 2. TYPICAL PERFORMANCE PLOTS .............................................................. 5 3. PACKAGE DRAWINGS ................................................................................. 7 4. ORDERING INFORMATION .......................................................................... 8 5. ENVIRONMENTAL, MANUFACTURING, & HANDLING INFORMATION ... 8 6. REVISION HISTORY .................................................................................... 9 LIST OF FIGURES Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Noise vs Frequency (Measured) .................................................................................5 0.01 Hz to 10 Hz Noise ...............................................................................................5 Gain & Phase vs. Frequency (2.7 V) ...........................................................................5 Gain & Phase vs. Frequency (5 V) ..............................................................................5 Supply Current vs. Supply Voltage ..............................................................................5 Supply Current vs. Temperature .................................................................................5 Voltage Swing vs. Output Current (2.7 V) ...................................................................6 Voltage Swing vs. Output Current (5 V) ......................................................................6 2 DS736F3 10/15/09 CS3013 1. CHARACTERISTICS AND SPECIFICATIONS 1.1 5 V Electrical Characteristics Parameter Input Offset Voltage Average Input Offset Drift Input Bias Current • Input Offset Current • Input Noise Voltage Density Input Noise Voltage Input Noise Current Density Input Noise Current Input Voltage Range Common Mode Rejection Ratio (dc) Power Supply Rejection Ratio Large Signal Voltage Gain (Note 3) Output Voltage Swing (Note 4) Slew Rate Overload Recovery Time Supply Current Chopping Frequency Input Capacitance Differential Common Mode • RS = 100 Ω, f0 = 1 Hz RS = 100 Ω, f0 = 1 kHz 0.1 to 10 Hz f0 = 1 Hz 0.1 to 10 Hz (Note 2) • • • RL = 2 kΩ to V+/2 • (Note 2) • (Note 2) • Min V105 100 112 Typ ±10 ±0.01 ±170 ±340 22 22 460 100 1.9 120 120 145 135 0.25 40 0.5 125 1.5 10 Max ±20 ±0.05 ±250 ±1.5 ±500 ±3.0 V+ (V- + 200) (V- + 20) 0.75 Unit µV µV/ºC pA nA pA nA nV/ Hz nV/ Hz V+ = +5 V, ±5%; V- = 0V; VCM = 2.5 V; Unless otherwise noted, TA = 25º C (See Note 1). nVp-p fA/ Hz pAp-p V dB dB dB dB mV mV V/µs µs mA kHz pF pF RL = 2 kΩ to V+/2 • (V+ – 200) RL = 100 kΩ to V+/2 (V+ – 20) RL = 2 k, 100 pF - Notes: 1. Symbol “•” denotes specification applies over -40 to +125 ° C. 2. This parameter is guaranteed by design and/or laboratory characterization. 3. Guaranteed within the output limits of (V+ – 0.2 V) to (V- + 0.2 V). 4. Specifies the worst case drive voltage relative to the supply rail under stated load conditions. DS736F3 3 10/15/09 CS3013 1.2 3 V Electrical Characteristics Parameter Min (Note 6) • (Note 6) • • V105 100 112 • • RL = 2 kΩ to V+/2 • Typ ±10 ±0.01 ±110 ±220 22 22 460 100 1.9 120 120 145 135 0.25 40 1.0 125 1.5 10 Max ±20 ±0.05 ±150 ±1.0 ±300 ±2.0 V+ (V- + 200) (V- + 20) 1.25 Unit µV µV/ºC pA nA pA nA nV/ Hz nV/ Hz V+ = +3 V, ±10%; V- = 0V; VCM = 1.5 V; Unless otherwise noted, TA = 25º C (See Note 5). Input Offset Voltage Average Input Offset Drift Input Bias Current Input Offset Current • Input Noise Voltage Density Input Noise Voltage Input Noise Current Density Input Noise Current Input Voltage Range Common Mode Rejection Ratio (dc) Power Supply Rejection Ratio Large Signal Voltage Gain (Note 7) Output Voltage Swing (Note 8) Slew Rate Overload Recovery Time Supply Current Chopping Frequency Input Capacitance Differential Common Mode • RS = 100 Ω, f0 = 1 Hz RS = 100 Ω, f0 = 1 kHz 0.1 to 10 Hz f0 = 1 Hz 0.1 to 10 Hz (Note 6) • nVp-p fA/ Hz pAp-p V dB dB dB dB mV mV V/µs µs mA kHz pF pF RL = 2 kΩ to V+/2 • (V+ – 200) RL = 100 kΩ to V+/2 (V+ – 20) RL = 2 k, 100 pF - Notes: 5. Symbol “•” denotes specification applies over -40 to +125 ° C. 6. This parameter is guaranteed by design and laboratory characterization. 7. Guaranteed within the output limits of (V+ – 0.2 V) to (V- + 0.2 V). 8. Specifies the worst case drive voltage relative to the supply rail under stated load conditions. 4 DS736F3 10/15/09 CS3013 1.3 Absolute Maximum Ratings Parameter Min 2.7 (V-) – (0.3) -65 Typ Max 5.5 (V+) + (0.3) +150 Unit V V ºC Supply Voltage Input Voltage [(V+) – (V-)] Storage Temperature Range 2. TYPICAL PERFORMANCE PLOTS 1000 300 200 100 100 0 10 -100 -200 1 0.01 0.1 1 10 Frequency (Hz) -300 0 1 2 3 4 5 6 7 8 9 10 Time (sec) Figure 1. Noise vs Frequency (Measured) Figure 2. 0.01 Hz to 10 Hz Noise Figure 3. Gain & Phase vs. Frequency (2.7 V) Figure 4. Gain & Phase vs. Frequency (5 V) 0.6 0.59 0.58 0.57 0.56 0.55 0.54 0.53 0.52 0.51 0.5 Supply Current (mA) 1.0 Supply Current (mA) 0.75 0.5 0.25 -40 5V 2.7V -15 10 35 60 85 110 125 2.5 3 3.5 4 4.5 5 5.5 6 Supply Voltage (V) Temperature (°C) Figure 5. Supply Current vs. Supply Voltage Figure 6. Supply Current vs. Temperature DS736F3 5 10/15/09 CS3013 Typical Performance Plots (Cont.) V+ -50 -100 -150 -200 V+ -50 -100 -150 -200 -40°C +125°C +25°C +200 +150 +100 +50 V– 0 1 2 3 4 5 +200 +150 +100 +50 V– 0 1 2 3 -40°C +25°C +125°C 4 5 Output Current (mA) Output Current (mA) Figure 7. Voltage Swing vs. Output Current (2.7 V) Figure 8. Voltage Swing vs. Output Current (5 V) 6 DS736F3 10/15/09 CS3013 3. PACKAGE DRAWINGS 8L SOIC (150 MIL BODY) PACKAGE DRAWING E H 1 b D SEATING PLANE e A1 c A L ∝ DIM A A1 B C D E e H L ∝ MIN 0.053 0.004 0.013 0.007 0.189 0.150 0.040 0.228 0.016 0° INCHES MAX 0.069 0.010 0.020 0.010 0.197 0.157 0.060 0.244 0.050 8° MILLIMETERS MIN MAX 1.35 1.75 0.10 0.25 0.33 0.51 0.19 0.25 4.80 5.00 3.80 4.00 1.02 1.52 5.80 6.20 0.40 1.27 0° 8° JEDEC # : MS-012 DS736F3 7 10/15/09 CS3013 4. ORDERING INFORMATION Part # CS3013-FSZ Temperature Range -40 °C to +125 °C Package Description 8-lead SOIC, Lead Free 5. ENVIRONMENTAL, MANUFACTURING, & HANDLING INFORMATION Model Number CS3013-FSZ Peak Reflow Temp 260 °C MSL Rating* 2 Max Floor Life 365 Days * MSL (Moisture Sensitivity Level) as specified by IPC/JEDEC J-STD-020. 8 DS736F3 10/15/09 CS3013 6. REVISION HISTORY Revision A0 A1 F1 F2 F3 Date JAN 2007 FEB 2007 AUG 2007 JUL 2009 OCT 2009 Initial Release. Corrected diagram on p1. Updated to “Final” per QPL process. Removed lead-containing SOIC & QFN packages from ordering information. Change max. supply current to 0.75 mA. Changes DS736F3 9 10/15/09 CS3013 Contacting Cirrus Logic Support For all product questions and inquiries contact a Cirrus Logic Sales Representative. To find one nearest you go to http://www.cirrus.com IMPORTANT NOTICE Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES. Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners. 10 DS736F3
CS3013_0910 价格&库存

很抱歉,暂时无法提供与“CS3013_0910”相匹配的价格&库存,您可以联系我们找货

免费人工找货