CS5461A

CS5461A Single Phase, Bi-directional Power/Energy IC Features • Energy Data Linearity: ±0.1% of Reading over 1000:1 Dynamic Range Description The CS5461A is an integrated power measurement device which combines two ∆Σ analog-to-digital converters, power calculation • On-chip Functions: engine, energy-to-frequency converter, and a - Instantaneous Voltage, Current, and Power serial interface on a single chip. It is designed to - IRMS and VRMS, Apparent and Active (Real) Power accurately measure instantaneous current and - Energy-to-pulse Conversion for Mechanical voltage, and calculate VRMS, IRMS, instantaCounter/Stepper Motor Drive neous power, apparent power, and active power - System Calibrations and Phase Compensation for single-phase, 2- or 3-wire power metering - Temperature Sensor applications. - Voltage Sag Detect • Meets Accuracy Spec for IEC, ANSI, & JIS. • Low Power Consumption • Current Input Optimized for Sense Resistor. • GND-referenced Signals with Single Supply • On-chip 2.5 V Reference (25 ppm/°C typ) • Power Supply Monitor • Simple Three-wire Digital Serial Interface • “Auto-boot” Mode from Serial E2PROM. • Power Supply Configurations: VA+ = +5 V; AGND = 0 V; VD+ = +3.3 V to +5 V VA+ RESET The CS5461A is optimized to interface to shunt resistors or current transformers for current measurement, and to resistive dividers or potential transformers for voltage measurement. The CS5461A features a bi-directional serial interface for communication with a processor, and a programmable energy-to-pulse output function. Additional features include on-chip functionality to facilitate system-level calibration, temperature sensor, voltage sag detection, and phase compensation. ORDERING INFORMATION: See Page 43. VD+ IIN+ IIN- PGA 4th Order ∆Σ Modulator Digital Filter HPF Option MODE CS Power Calculation Engine SDI Serial Interface SDO SCLK INT VREFIN x1 Temperature Sensor VIN+ VIN- x10 2nd Order ∆Σ Modulator Digital Filter HPF Option E-to-F E1 E2 E3 VREFOUT Voltage Reference Power Monitor System Clock /K Clock Generator Calibration AGND PFMON XIN XOUT CPUCLK DGND http://www.cirrus.com Copyright © Cirrus Logic, Inc. 2008 (All Rights Reserved) APR ‘08 DS661F2 CS5461A TABLE OF CONTENTS 1. Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5 2. Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6 3. Characteristics & Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 Recommended Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 Analog Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 Voltage Reference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 Digital Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 Switching Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4. Theory of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.1 Digital Filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.2 Voltage and Current Measurements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.3 Power Measurements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.4 Linearity Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 5.1 Analog Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 5.1.1 Voltage Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 5.1.2 Current Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 5.2 High-pass Filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 5.3 Performing Measurements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 5.4 Energy Pulse Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 5.4.1 Normal Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 5.4.2 Alternate Pulse Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 5.4.3 Mechanical Counter Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 5.4.4 Stepper Motor Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17 5.4.5 Pulse Output E3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.4.6 Anti-creep for the Pulse Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.4.7 Design Examples . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18 5.5 Voltage Sag-detect Feature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 5.6 No Load Threshold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 5.7 On-chip Temperature Sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 5.8 Voltage Reference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5.9 System Initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20 5.10 Power-down States . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5.11 Oscillator Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5.12 Event Handler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21 5.12.1 Typical Interrupt Handler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 5.13 Serial Port Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 5.13.1 Serial Port Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 5.14 Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 6. Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 6.1 Configuration Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 6.2 Current and Voltage DC Offset Register ( IDCoff ,VDCoff ) . . . . . . . . . . . . . . . . . . . . 27 2 DS661F2 CS5461A 6.3 Current and Voltage Gain Register ( Ign ,Vgn ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 6.4 Cycle Count Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 6.5 PulseRateE1,2 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 6.6 Instantaneous Current, Voltage and Power Registers ( I , V , P ) . . . . . . . . . . . . . . 28 6.7 Active (Real) Power Registers ( PActive ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 6.8 IRMS and VRMS Registers ( IRMS , VRMS ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 6.9 Power Offset Register ( Poff ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 6.10 Status Register and Mask Register ( Status , Mask ) . . . . . . . . . . . . . . . . . . . . . . 29 6.11 Current and Voltage AC Offset Register ( VACoff , IACoff ) . . . . . . . . . . . . . . . . . . . 30 6.12 PulseRateE3 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 6.13 Temperature Register ( T ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 6.14 System Gain Register ( SYSGain ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 6.15 Pulsewidth Register ( PW ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 6.16 E3 Pulse Width Register ( PulseWidth ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 6.17 Voltage Sag Duration Register ( VSAGDuration ) . . . . . . . . . . . . . . . . . . . . . . . . . . 31 6.18 Voltage Sag Level Register ( VSAGLevel ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 6.19 No Load Threshold Interval Register ( LoadIntv) . . . . . . . . . . . . . . . . . . . . . . . . . . 32 6.20 No Load Threshold ( LoadMin ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 6.21 Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 6.22 Temperature Gain Register ( TGain ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 6.23 Temperature Offset Register ( Toff ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 6.24 Apparent Power Register ( S ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 7. System Calibration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 7.1 Channel Offset and Gain Calibration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 7.1.1 Calibration Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 7.1.1.1 Duration of Calibration Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 7.1.2 Offset Calibration Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 7.1.2.1 DC Offset Calibration Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 7.1.2.2 AC Offset Calibration Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 7.1.3 Gain Calibration Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 7.1.3.1 AC Gain Calibration Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 7.1.3.2 DC Gain Calibration Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 7.1.4 Order of Calibration Sequences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 7.2 Phase Compensation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 7.3 Active Power Offset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 8. Auto-boot Mode Using E2PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 8.1 Auto-Boot Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 8.2 Auto-Boot Data for E2PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 8.3 Suggested E2PROM Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 9. Basic Application Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 10. Package Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 11. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 12. Environmental, Manufacturing, & Handling Information . . . . . . . . . . . . . . . . . . . . . . . 43 13. Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 DS661F2 3 CS5461A LIST OF FIGURES Figure 1. CS5461A Read and Write Timing Diagrams ........................................................................... 11 Figure 2. Data Flow. ................................................................................................................................ 13 Figure 3. Normal Format on pulse outputs E1 and E2 ............................................................................ 16 Figure 4. Alternate Pulse Format on E1 and E2 ..................................................................................... 17 Figure 5. Mechanical Counter Format on E1 and E2 .............................................................................. 17 Figure 6. Stepper Motor Format on E1 and E2 ....................................................................................... 18 Figure 7. Voltage Sag Detect .................................................................................................................. 19 Figure 8. Oscillator Connection............................................................................................................... 20 Figure 9. Calibration Data Flow............................................................................................................... 35 Figure 10. System Calibration of Offset. ................................................................................................. 35 Figure 11. System Calibration of Gain .................................................................................................... 36 Figure 12. Example of AC Gain Calibration ............................................................................................ 36 Figure 13. Another Example of AC Gain Calibration .............................................................................. 36 Figure 14. Typical Interface of E2PROM to CS5461A ............................................................................ 38 Figure 15. Typical Connection Diagram (Single-phase, 2-wire – Direct Connect to Power Line) ........... 39 Figure 17. Typical Connection Diagram (Single-phase, 3-wire) .............................................................. 40 Figure 16. Typical Connection Diagram (Single-phase, 2-wire – Isolated from Power Line) .................. 40 Figure 18. Typical Connection Diagram (Single-phase, 3-wire – No Neutral Available) ......................... 41 LIST OF TABLES Table 1. Current Channel PGA Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Table 2. E1 and E2 Pulse Output Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Table 3. Interrupt Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 4 DS661F2 CS5461A 1. OVERVIEW The CS5461A is a CMOS monolithic power measurement device with a computation engine and an energy-to-frequency pulse output. The CS5461A combines a programmable-gain amplifier, two ∆Σ analog-to-digital converters (ADCs), system calibration and a computation engine on a single chip. The CS5461A is designed for power measurement applications and is optimized to interface to a current-sense resistor or transformer for current measurement, and to a resistive divider or potential transformer for voltage measurement. The voltage and current channels provide programmable gains to accommodate various input levels from a wide variety of sensing elements. With single +5 V supply on VA+/AGND, both of the CS5461A’s input channels can accommodate common mode as well as signal levels between (AGND - 0.25 V) and VA+. Additionally, the CS5461A is equipped with a computation engine that calculates IRMS, VRMS, apparent power and active (real) power. To facilitate communication to a microprocessor, the CS5461A includes a simple three-wire serial interface which is SPI™ and Microwire™ compatible. The CS5461A provides three outputs for energy registration. E1 and E2 are designed to directly drive a mechanical counter or stepper motor, or interface to a microprocessor. The pulse output E3 is designed to assist with meter calibration. DS661F2 5 CS5461A 2. PIN DESCRIPTION Crystal Out XOUT CPU Clock Output CPUCLK Positive Digital Supply VD+ Digital Ground DGND Serial Clock SCLK Serial Data Ouput SDO Chip Select CS Mode Select MODE Differential Voltage Input VIN+ Differential Voltage Input VINVoltage Reference Output VREFOUT Voltage Reference Input VREFIN Clock Generator Crystal Out Crystal In CPU Clock Output Control Pins and Serial Data I/O Serial Clock Input Serial Data Output Chip Select Mode Select High Frequency Energy Output Reset Interrupt Energy Output Serial Data Input Analog Inputs/Outputs Differential Voltage Inputs Differential Current Inputs Voltage Reference Output Voltage Reference Input Power Supply Connections Positive Digital Supply Digital Ground Positive Analog Supply Analog Ground Power Fail Monitor 3 4 14 13 VD+ - The positive digital supply. DGND - Digital Ground. VA+ - The positive analog supply. AGND - Analog ground. PFMON - The power fail monitor pin monitors the analog supply. If PFMON’s voltage threshold is not met, a Low-Supply Detect (LSD) bit is set in the status register. 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 XIN SDI E2 E1 INT RESET E3 PFMON IIN+ IINVA+ AGND Crystal In Serial Data Input Energy Output 2 Energy Output 1 Interrupt Reset High Frequency Energy Output Power Fail Monitor Differential Current Input Differential Current Input Positive Analog Supply Analog Ground 1,24 XOUT, XIN - The output and input of an inverting amplifier. Oscillation occurs when connected to a crystal, providing an on-chip system clock. Alternatively, an external clock can be supplied to the XIN pin to provide the system clock for the device. CPUCLK - Output of on-chip oscillator which can drive one standard CMOS load. 2 5 6 7 8 18 19 20 21,22 23 SCLK - A Schmitt Trigger input pin. Clocks data from the SDI pin into the receive buffer and out of the transmit buffer onto the SDO pin when CS is low. SDO -Serial port data output pin.SDO is forced into a high impedance state when CS is high. CS - Low, activates the serial port interface. MODE - High, enables the “auto-boot” mode. The mode pin is pulled low by an internal resistor. E3 - Active low pulses with an output frequency proportional to the active power. Used to assist in system calibration. RESET - A Schmitt Trigger input pin. Low activates Reset, all internal registers (some of which drive output pins) are set to their default states. INT - Low, indicates that an enabled event has occurred. E1, E2 - Active low pulses with an output frequency proportional to the active power. Indicates if the measured energy is negative. SDI - Serial port data input pin. Data will be input at a rate determined by SCLK. 9,10 15,16 11 12 VIN+, VIN- - Differential analog input pins for the voltage channel. IIN+, IIN- - Differential analog input pins for the current channel. VREFOUT - The on-chip voltage reference output. The voltage reference has a nominal magnitude of 2.5 V and is referenced to the AGND pin on the converter. VREFIN - The input to this pin establishes the voltage reference for the on-chip modulator. 17 6 DS661F2 CS5461A 3. CHARACTERISTICS & SPECIFICATIONS RECOMMENDED OPERATING CONDITIONS Parameter Positive Digital Power Supply Positive Analog Power Supply Voltage Reference Specified Temperature Range Symbol VD+ VA+ VREFIN TA Min 3.135 4.75 -40 Typ 5.0 5.0 2.5 Max 5.25 5.25 +85 Unit V V V °C ANALOG CHARACTERISTICS • • • • Min / Max characteristics and specifications are guaranteed over all Recommended Operating Conditions. Typical characteristics and specifications are measured at nominal supply voltages and TA = 25 °C. VA+ = VD+ = 5 V ±5%; AGND = DGND = 0 V; VREFIN = +2.5 V. All voltages with respect to 0 V. MCLK = 4.096 MHz. Parameter Linearity Performance Symbol PActive IRMS VRMS CMRR Min Typ Max Unit Active Power Accuracy (All Gain Ranges) (Note 1) Input Range 0.1% - 100% Current RMS Accuracy (All Gain Ranges) (Note 1) Input Range 0.2% - 100% Input Range 0.1% - 0.2% Voltage RMS Accuracy (All Gain Ranges) (Note 1) Input Range 5% - 100% Analog Inputs (Both Channels) 80 -0.25 80 30 65 2 - ±0.1 ±0.2 ±1.5 ±0.1 500 100 94 -115 32 52 22.5 4.5 4.0 ±0.4 500 75 -70 0.2 140 16.0 ±3.0 VA+ - % % % % dB V mVP-P mVP-P dB dB pF pF kΩ µVrms µVrms µV/°C % mVP-P dB dB pF MΩ µVrms µV/°C % Common Mode Rejection Common Mode + Signal (All Gain Ranges) Analog Inputs (Current Channel) (DC, 50, 60 Hz) Differential Input Range [(IIN+) - (IIN-)] Total Harmonic Distortion Crosstalk with Voltage Channel at Full Scale Input Capacitance Effective Input Impedance Noise (Referred to Input) Offset Drift (Without the high-pass filter) Gain Error Analog Inputs (Voltage Channel) (Gain = 10) (Gain = 50) (Gain = 50) (50, 60 Hz) (Gain = 10) (Gain = 50) (Gain = 10) (Gain = 50) (Note 2) {(VIN+) - (VIN-)} IIN THD IC EII NI OD GE VIN THD IC EII NV OD GE Differential Input Range - Total Harmonic Distortion Crosstalk with Current Channel at Full Scale (50, 60 Hz) Input Capacitance All Gain Ranges Effective Input Impedance Noise (Referred to Input) Offset Drift (Without the high-pass Filter) Gain Error (Note 2) DS661F2 7 CS5461A ANALOG CHARACTERISTICS (Continued) Parameter Temperature Channel Symbol T PSCA PSCD PSCD Min 45 70 2.3 - Typ ±5 1.1 2.9 1.7 21 12 8 10 65 75 2.45 2.55 Max 28 16.5 2.7 Unit °C mA mA mA mW mW mW µW dB dB V V Temperature Accuracy Power Supplies Power Supply Currents (Active State) IA+ ID+ (VA+ = VD+ = 5 V) ID+ (VA+ = 5 V, VD+ = 3.3 V) Power Consumption Active State (VA+ = VD+ = 5 V) (Note 3) Active State (VA+ = 5 V, VD+ = 3.3 V) Stand-By State Sleep State Power Supply Rejection Ratio (DC, 50 and 60 Hz) (Note 4) Voltage Channel Current Channel PFMON Low-voltage Trigger Threshold (Note 5) PFMON High-voltage Power-On Trip Point (Note 6) PC PSRR PMLO PMHI 1. Applies when the HPF option is enabled. 2. Applies before system calibration. 3. All outputs unloaded. All inputs CMOS level. 4. Measurement method for PSRR: VREFIN tied to VREFOUT, VA+ = VD+ = 5 V, a 150 mV (zero-to-peak) (60 Hz) sinewave is imposed onto the +5 V DC supply voltage at VA+ and VD+ pins. The “+” and “-” input pins of both input channels are shorted to AGND. Then the CS5461A is commanded to continuous conversion acquisition mode, and digital output data is collected for the channel under test. The (zero-to-peak) value of the digital sinusoidal output signal is determined, and this value is converted into the (zero-to-peak) value of the sinusoidal voltage (measured in mV) that would need to be applied at the channel’s inputs, in order to cause the same digital sinusoidal output. This voltage is then defined as Veq. PSRR is then (in dB): ⎧ 150 ⎫ PSRR = 20 ⋅ log ⎨ --------- ⎬ ⎩ V eq ⎭ 5. When voltage level on PFMON is sagging, and LSD bit is at 0, the voltage at which LSD bit is set to 1. 6. If the LSD bit has been set to 1 (because PFMON voltage fell below PMLO), this is the voltage level on PFMON at which the LSD bit can be permanently reset back to 0. VOLTAGE REFERENCE Parameter Reference Output Symbol VREFOUT (Note 7) (Note 8) TCVREF ∆ VR VREFIN Min +2.4 +2.4 - Typ +2.5 25 6 +2.5 4 25 Max +2.6 60 10 +2.6 - Unit V ppm/°C mV V pF nA Output Voltage Temperature Coefficient Load Regulation Reference Input Input Voltage Range Input Capacitance Input CVF Current Notes: 7. The voltage at VREFOUT is measured across the temperature range. From these measurements the following formula is used to calculate the VREFOUT Temperature Coefficient:. TC VREF = UT VR ( ( V R E F O V R E F O- U T E F O U T MAX AVG M IN ) (T A M AX 1 - T A M IN ( 1 .0 x 10 6 8. Specified at maximum recommended output of 1 µA, source or sink. 8 ( DS661F2 ( ( CS5461A DIGITAL CHARACTERISTICS • • • • Min / Max characteristics and specifications are guaranteed over all Recommended Operating Conditions. Typical characteristics and specifications are measured at nominal supply voltages and TA = 25 °C. VA+ = VD+ = 5V ±5%; AGND = DGND = 0 V. All voltages with respect to 0 V. MCLK = 4.096 MHz. Parameter Master Clock Characteristics Symbol Min 2.5 40 40 -2.8 - Typ 4.096 - Max 20 60 60 Unit MHz % % ° Hz Hz Hz %F.S. µs Master Clock Frequency Master Clock Duty Cycle CPUCLK Duty Cycle Filter Characteristics Internal Gate Oscillator (Note 10) MCLK (Note 11 and 12) (Voltage Channel, 60 Hz) DCLK = MCLK/K (Both Channels) -3 dB (Note 13) FSCR (Note 14) OWR Phase Compensation Range Input Sampling Rate Digital Filter Output Word Rate High-pass Filter Corner Frequency DCLK/8 DCLK/1024 0.5 1.0 +2.8 100 25 Full Scale Calibration Range (Referred to Input) Channel-to-channel Time-shift Error Input/Output Characteristics High-level Input Voltage All Pins Except XIN and SCLK and RESET XIN SCLK and RESET Low-level Input Voltage (VD = 5 V) All Pins Except XIN and SCLK and RESET XIN SCLK and RESET Low-level Input Voltage (VD = 3.3 V) All Pins Except XIN and SCLK and RESET XIN SCLK and RESET High-level Output Voltage Low-level Output Voltage Input Leakage Current 3-state Leakage Current Digital Output Pin Capacitance Notes: 9. All measurements performed under static conditions. 10. 11. 12. 13. 14. 15. VIH 0.6 VD+ (VD+) - 0.5 0.8 VD+ (VD+) - 1.0 - ±1 5 0.8 1.5 0.2 VD+ 0.48 0.3 0.2 VD+ 0.4 ±10 ±10 - V V V V V V V V V V V µA µA pF VIL VIL VOH VOL Iin IOZ Cout Iout = +5 mA Iout = -5 mA (Note 15) If a crystal is used, then XIN frequency must remain between 2.5 MHz - 5.0 MHz. If an external oscillator is used, XIN frequency range is 2.5 MHz - 20 MHz, but K must be set so that MCLK is between 2.5 MHz - 5.0 MHz. If external MCLK is used, then the duty cycle must be between 45% and 55% to maintain this specification. The frequency of CPUCLK is equal to MCLK. The minimum FSCR is limited by the maximum allowed gain register value. The maximum FSCR is limited by the full-scale signal applied to the channel input. Configuration Register bits PC[6:0] are set to “0000000”. The MODE pin is pulled low by an internal resistor. DS661F2 9 CS5461A SWITCHING CHARACTERISTICS • • • • Min / Max characteristics and specifications are guaranteed over all Recommended Operating Conditions. Typical characteristics and specifications are measured at nominal supply voltages and TA = 25 °C. VA+ = 5 V ±5% VD+ = 3.3 V ±5% or 5 V ±5%; AGND = DGND = 0 V. All voltages with respect to 0 V. Logic Levels: Logic 0 = 0 V, Logic 1 = VD+. Parameter Rise Times (Note 16) Fall Times (Note 16) Start-up Symbol trise Min 200 200 Typ 50 50 60 - Max 1.0 100 1.0 100 2 - Unit µs µs ns µs µs ns ms MHz ns ns Any Digital Input Except SCLK SCLK Any Digital Output Any Digital Input Except SCLK SCLK Any Digital Output XTAL = 4.096 MHz (Note 17) tfall Oscillator Start-Up Time Serial Port Timing tost SCLK Serial Clock Frequency Serial Clock SDI Timing Pulse Width High Pulse Width Low t1 t2 t3 t4 t5 t6 t7 t8 CS Falling to SCLK Rising Data Set-up Time Prior to SCLK Rising Data Hold Time After SCLK Rising SDO Timing 50 50 100 - 20 20 20 8 8 50 50 50 ns ns ns ns ns ns MCLK MCLK ns MCLK CS Falling to SDO Driving SCLK Falling to New Data Bit (hold time) CS Rising to SDO Hi-Z Auto-Boot Timing Serial Clock MODE setup time to RESET Rising RESET rising to CS falling CS falling to SCLK rising SCLK falling to CS rising Pulse Width Low Pulse Width High t9 t10 t11 t12 t13 t14 t15 t16 50 100 50 48 100 8 16 MCLK MCLK ns ns CS rising to driving MODE low (to end auto-boot sequence). SDO guaranteed setup time to SCLK rising 17. Notes: 16. Specified using 10% and 90% points on wave-form of interest. Output loaded with 50 pF. Oscillator start-up time varies with crystal parameters. This specification does not apply when using an external clock source. 10 DS661F2 CS5461A t3 CS t1 t2 SC LK t4 MSB-1 MSB-1 MSB MSB LSB t5 MSB-1 MSB-1 MSB MSB LSB LSB LSB L o w B y te L o w B y te MSB-1 MSB LSB LSB t8 t15 t14 t7 STOP bit Last 8 B it s SDI C o m m a n d T im e 8 S C L K s H ig h B y te M id B y te SDI Write Timing (Not to Scale) CS t6 MSB-1 MSB H ig h B y te MSB-1 MSB LSB M id B y te SDO UNKNOW N t1 t2 t7 SC LK MSB-1 MSB SDI C o m m a n d T im e 8 S C L K s LSB SYN C 0 or SYN C 1 C om m and SYN C 0 or SYN C1 C om m and SYN C 0 or SYN C1 C om m and SDO Read Timing (Not to Scale) t11 MODE ( IN P U T ) RESET ( IN P U T ) t12 t13 CS (O U T P U T ) SCLK (O U T P U T ) t10 t16 t9 t4 t5 SDO (O U T P U T ) SDI ( IN P U T ) D a ta fro m E E P R O M Auto-Boot Sequence Timing (Not to Scale) Figure 1. CS5461A Read and Write Timing Diagrams DS661F2 11 CS5461A ABSOLUTE MAXIMUM RATINGS WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes. Parameter DC Power Supplies (Notes 18 and 19) Positive Digital Positive Analog (Notes 20, 21, 22) (Note 23) All Analog Pins All Digital Pins Symbol VD+ VA+ IIN IOUT PD VINA VIND TA Tstg Min -0.3 -0.3 - 0.3 -0.3 -40 -65 Typ Max +6.0 +6.0 ±10 100 500 (VA+) + 0.3 (VD+) + 0.3 85 150 Unit V V mA mA mW V V °C °C Input Current, Any Pin Except Supplies Power Dissipation Analog Input Voltage Digital Input Voltage Ambient Operating Temperature Storage Temperature Output Current, Any Pin Except VREFOUT Notes: 18. VA+ and AGND must satisfy {(VA+) - (AGND)} ≤ + 6.0 V. 19. 20. 21. 22. 23. VD+ and AGND must satisfy {(VD+) - (AGND)} ≤ + 6.0 V. Applies to all pins including continuous over-voltage conditions at the analog input pins. Transient current of up to 100 mA will not cause SCR latch-up. Maximum DC input current for a power supply pin is ±50 mA. Total power dissipation, including all input currents and output currents. 12 DS661F2 CS5461A VDCoff* Vgn * Digital Filter VOLTAGE V* VACoff* x10 2nd Order ∆Σ Modulator DELAY REG SINC 3 X IIR HPF Option APF Option + + Σ X X Σ N X ÷N √ + + Σ V RMS * 6 P* off PulseRateE1,2 * Energy-to-pulse E3 + PC6 PC5 PC4 PC3 PC2 PC1 PC0 Configuration Register * SYSGain * X + Σ P* PulseRateE 3 * Σ N X X ÷N PActive* X S* APF Option 4th Order ∆Σ Modulator SINC 3 DELAY REG Energy-to-pulse E1 E2 CURRENT PGA X IIR HPF Option + Σ + X Σ N ÷N √ + Σ + I RMS * Digital Filter * DENOTES REGISTER NAME. IDCoff* I gn* I* IACoff* Figure 2. Data Flow. 4. THEORY OF OPERATION The CS5461A is a dual-channel analog-to-digital converter (ADC) followed by a computation engine that performs power calculations and energy-to-pulse conversion. The flow diagram for the two data paths is depicted in Figure 2. The analog inputs are structured with two dedicated channels, voltage and current, then optimized to simplify interfacing to sensing elements. The voltage-sensing element introduces a voltage waveform on the voltage channel input VIN± and is subject to a gain of 10x. A second-order, delta-sigma modulator samples the amplified signal for digitization. Simultaneously, the current-sensing element introduces a voltage waveform on the current channel input IIN± and is subject to the two selectable gains of the programmable gain amplifier (PGA). The amplified signal is sampled by a fourth-order, delta-sigma modulator for digitization. Both converters sample at a rate of MCLK/8, the over-sampling provides a wide dynamic range and simplified anti-alias filter design. When the HPF option is used in only one channel, the APF (all pass filter) option can be applied to the other channel to preserve the phase match between the two channels. 4.2 Voltage and Current Measurements The digital filter output word is then subject to a DC offset adjustment and a gain calibration (See Section 7. System Calibration on page 35). The calibrated measurement is available to the user by reading the instantaneous voltage and current registers. The Root Mean Square (RMS) calculations are performed on N instantaneous voltage and current samples, Vn and In respectively (where N is the cycle count), using the formula: N–1 4.1 Digital Filters The decimating digital filters on both channels are Sinc3 filters followed by 4th-order, IIR filters. The single-bit data is passed to the low-pass decimation filter and output at a fixed word rate. The output word is passed to the IIR filter to compensate for the magnitude roll-off of the low-pass filtering operation. An optional digital High-pass Filter (HPF in Figure 2) removes any DC component from the selected signal path. By removing the DC component from the voltage and/or the current channel, any DC content will also be removed from the calculated active power as well. With both HPFs enabled, the DC component will be removed from the calculated VRMS and IRMS as well as the apparent power. DS661F2 I RMS = In n=0 ------------------N ∑ and likewise for VRMS, using Vn. IRMS and VRMS are accessible by register reads, which are updated once every cycle count (referred to as a computational cycle). 4.3 Power Measurements The instantaneous voltage and current samples are multiplied to obtain the instantaneous power (see Figure 2). The product is then averaged over N conversions to compute active power and used to drive energy pulse outputs E1, E2 and E3. Output E3 provides a uniform pulse stream that is proportional to the active power and is designed for system calibration. 13 CS5461A To generate a value for the accumulated active energy over the last computation cycle, the active power can be multiplied by the time duration of the computation cycle. The apparent power is the combination of the active power and reactive power, without reference to an impedance phase angle, and is calculated by the CS5461A using the following formula: S = V RMS × I RMS reading over the ranges specified, with respect to the input voltage levels required to cause full-scale readings in the IRMS and VRMS registers. Refer to Linearity Performance Specifications on page 7. Until the CS5461A is calibrated, the accuracy of the CS5461A (with respect to a reference line-voltage and line-current level on the power mains) is not guaranteed to within ±0.1%. See Section 7. System Calibration on page 35. The accuracy of the internal calculations can often be improved by selecting a value for the Cycle Count Register that will cause the time duration of one computation cycle to be equal to (or very close to) a whole-number of power-line cycles (and N must be greater than or equal to 4000). The apparent power is registered once every computation cycle. 4.4 Linearity Performance The linearity of the VRMS, IRMS, and active power measurements (before calibration) will be within ±0.1% of 14 DS661F2 CS5461A 5. FUNCTIONAL DESCRIPTION 5.1 Analog Inputs The CS5461A is equipped with two fully differential input channels. The inputs VIN± and IIN± are designated as the voltage and current channel inputs, respectively. The full-scale differential input voltage for the current and voltage channel is ±250 mVP. applied to the voltage and/or current channel, the maximum input range should be adjusted accordingly. 5.2 High-pass Filters By removing the offset from either channel, no error component will be generated at DC when computing the active power. By removing the offset from both channels, no error component will be generated at DC when computing VRMS, IRMS, and apparent power. Configuration Register bits VHPF and IHPF activate the HPF in the voltage and current channel respectively. 5.1.1 Voltage Channel The output of the line-voltage resistive divider or transformer is connected to the VIN+ and VIN- input pins of the CS5461A. The voltage channel is equipped with a 10x, fixed-gain amplifier. The full-scale signal level that can be applied to the voltage channel is ±250 mV. If the input signal is a sine wave the maximum RMS voltage at a gain 10x is: 250mV P 2 5.3 Performing Measurements The CS5461A performs measurements of instantaneous voltage (Vn) and current (In), and calculates instantaneous power (Pn) at an Output Word Rate (OWR) of ( MCLK ⁄ K ) OWR = ---------------------------1024 -------------------- ≅ 176.78mV - RMS which is approximately 70.7% of maximum peak voltage. The voltage channel is also equipped with a Voltage Gain Register, allowing for an additional programmable gain of up to 4x. where K is the clock divider setting in the Configuration Register. The RMS voltage (VRMS), RMS current (IRMS), and active power (PActive) are computed using N instantaneous samples of Vn, In and Pn respectively, where N is the value in the Cycle Count Register (N) and is referred to as a “computation cycle”. The apparent power (S) is the product of VRMS and IRMS. A computation cycle is derived from the master clock (MCLK), with frequency: OWR Computation Cycle = -------------N 5.1.2 Current Channel The output of the current-sense resistor or transformer is connected to the IIN+ and IIN- input pins of the CS5461A. To accommodate different current-sensing elements, the current channel incorporates a Programmable Gain Amplifier (PGA) with two programmable input gains. Configuration Register bit Igain (See Table 1) defines the two gain selections and corresponding maximum input-signal level. Igain 0 1 Maximum Input Range ±250 mV ±50 mV 10x 50x Under default conditions & with K = 1, N = 4000, and MCLK = 4.096 MHz – the OWR = 4000 Hz and the Computation Cycle = 1 Hz. All measurements are available as a percentage of full scale. The format for signed registers is a two’s complement, normalized value between -1 and +1. The format for unsigned registers is a normalized value between 0 and 1. A register value of 23 (2 – 1) ----------------------- = 0.99999988 23 2 Table 1. Current Channel PGA Configuration For example, if Igain=0, the current channel’s PGA gain is set to 10x. If the input signals are pure sinusoids with zero phase shift, the maximum peak differential signal on the current or voltage channel is ±250 mVP. The input-signal levels are approximately 70.7% of maximum peak voltage producing a full-scale energy pulse registration equal to 50% of absolute maximum energy pulse registration. This will be discussed further in Section 5.4 Energy Pulse Output on page 16. The Current Gain Register also allows for an additional programmable gain of up to 4x. If an additional gain is represents the maximum possible value. At each instantaneous measurement, the CRDY bit will be set (logic 1) in the Status Register, and the INT pin will become active if the CRDY bit is unmasked in the Mask Register. At the end of each computation cycle, the DRDY bit will be set in the Status Register, and the 15 DS661F2 CS5461A INT pin will become active if the DRDY bit is unmasked in the Mask Register. When these bits are set, they must be cleared (logic 0) by the user before they can be asserted again. If the Cycle Count Register (N) is set to 1, all output calculations are instantaneous, and DRDY, like CRDY, will indicate when instantaneous measurements are finished. Some calculations are inhibited when the cycle count is less than 2. VIN × VGAIN × IIN × IGAIN × PF × PulseRateE 1, 2 FREQ E = ----------------------------------------------------------------------------------------------------------------------------------------------2 VREFIN FREQE = Average frequency of E1 and E2 pulses [Hz] VIN = rms voltage across VIN+ and VIN- [V] VGAIN = Voltage channel gain IIN = rms voltage across IIN+ and IIN- [V] IGAIN = Current channel gain PF = Power Factor PulseRateE1,2 = Maximum frequency on E1 and E2 [Hz] VREFIN = Voltage at VREFIN pin [V] 5.4 Energy Pulse Output The CS5461A provides three output pins for energy registration. The E1 and E2 pins provide a simple interface which energy can be registered. These pins are designed to directly connect to a stepper motor or electromechanical counter. E1 and E2 pins can be set to one of four pulse output formats, Normal, Alternate, Stepper Motor, or Mechanical Counter. Table 2 defines the pulse output format, which is controlled by bits ALT in the Configuration Register, and MECH and STEP in the Control Register. ALT 0 0 0 1 STEP 0 X 1 X MECH 0 1 0 1 FORMAT Normal Mechanical Counter Stepper Motor Alternate Pulse With MCLK = 4.096 MHz, PF = 1, and default settings, the pulses will have an average frequency equal to the frequency setting in the PulseRateE1,2 Register when the input signals applied to the voltage and current channels cause full-scale readings in the instantaneous voltage and current registers. When MCLK/K is not equal to 4.096 MHz, the user should scale the PulseRateE1,2 Register by a factor of 4.096 MHz/(MCLK/K) to get the actual pulse rate output. 5.4.1 Normal Format The Normal format is the default. Figure 3 illustrates the output format on pins E1 and E2. The E1 pin outputs active-low pulses with a frequency proportional to the active power. The E2 pin is the energy direction indicator. Positive energy is represented by a pulse on the E1 pin while the E2 pin remains high. Negative energy is represented by synchronous pulses on both the E1 pin and the E2 pin. The PulseRateE1,2 Register defines the average frequency on output pin E1, when full-scale input signals are applied to the voltage and current channels. The maximum pulse frequency from the E1 pin Table 2. E1 and E2 Pulse Output Format The E3 pin is designated for system calibration, the pulse rate can be selected to reach a frequency of 512 kHz. The pulse output frequency of E1 and E2 is directly proportional to the active power calculated from the input signals. To calculate the output frequency on E1 and E2, the following transfer function can be utilized: P o s itiv e E n e rg y B u rs t N e g a tiv e E n e rg y B u rs t td ur E1 E2 ... ... ... ... Figure 3. Normal Format on pulse outputs E1 and E2 16 DS661F2 CS5461A tPW FREQE E1 ... E2 ... Figure 4. Alternate Pulse Format on E1 and E2 ... ... is (MCLK/K)/16. The pulse duration (tdur) is an integer multiple of MCLK cycles, approximately equal to: t dur ( sec ) and E2 output pins when full-scale input signals are applied to the voltage and current channels, then: PulseRateE 1, 2 1 < ----------t PW ≅ ------------------------------------------PulseRateE 1, 2 × 8 1 The maximum pulse duration (tdur) is determined by the sampling rate and the minimum is defined by the maximum pulse frequency. The tdur limits are: 1 1 ----------------------------------- < t dur ( sec ) < ---------------------------------------(MCLK/K)/16 × 8 (MCLK/K)/1024 × 8 The pulse frequency (FREQE) is determined by the PulseRateE1,2 Register and can be calculated using the transfer function. The energy direction is not defined in the alternate pulse format. 5.4.3 Mechanical Counter Format Setting bits MECH = 1 and STEP = 0 in the Control Register and bit ALT = 0 in the Configuration Register enables E1 and E2 for mechanical counters and similar discrete counting instruments. When energy is negative, pulses appear on E2 (see Figure 5). When energy is positive, the pulses appear on E1. The pulse width is defined by the Pulsewidth Register and will limit the output pulse frequency (FREQE). By default, PW = 512 samples, if MCLK = 4.096 MHz and K = 1 then tPW = 128 ms. To ensure that pulses will occur, the PulseRateE1,2 Register must be set to an appropriate value. The Pulse Width Register (PW) does not affect the normal format. 5.4.2 Alternate Pulse Format Setting bits MECH = 1 and STEP = 0 in the Control Register and ALT = 1 in the Configuration Register configures the E1 and E2 pins for alternating pulse format output (see Figure 4). Each pin produces alternating active-low pulses with a pulse duration (tPW) defined by the Pulse Width Register (PW): t PW ( ms ) = PW ---------------------------------------(MCLK/K)/1024 5.4.4 Stepper Motor Format Setting bits STEP = 1 and MECH = 0 in the Control Register and bit ALT = 0 in the Configuration Register configures the E1 and E2 pins for stepper motor format. When the accumulated active power equals the defined If MCLK = 4.096 MHz, K = 1, and PW = 1 then tPW = 0.25 ms. To ensure that pulses occur on the E1 FREQE tPW E1 E2 ... ... Positive Energy Negative Energy Figure 5. Mechanical Counter Format on E1 and E2 ... ... DS661F2 17 CS5461A tedg e E1 E2 ... ... P o s it iv e E n e r g y N e g a t iv e E n e r g y ... ... Figure 6. Stepper Motor Format on E1 and E2 energy level, the energy output pins (E1 and E2) alternate changing states (see Figure 6). The duration (tedge) between the alternating states is defined by the transfer function: t edge ( sec ) alternating polarity occurs during the accumulation period (e.g. random noise at zero power levels), the accuracy of the registered energy will be maintained. For high-frequency pulse output formats (i.e. normal and alternate pulse formats), the active power is accumulated over time until a ±8x buffer is defined. Then, when the designated energy level is reached, a pulse is generated on E1 and/or E2. For pulse outputs with high frequencies and power levels close to zero, the extended buffer prevents random noise from being registered as active energy. = 1 --------------------FREQ E The direction the motor will rotate is determined by the order of the state changes. When energy is positive, E1 will lead E2. When energy is negative, E2 will lead E1. The Pulse Width Register (PW) does not affect the stepper motor format. 5.4.7 Design Examples EXAMPLE #1: The maximum rated levels for a power line meter are 250 V rms and 20 A rms. The required number of pulses per second on E1 is 100 pulses per second (100 Hz), when the levels on the power line are 220 V rms and 15 A rms. With a 10x gain on the voltage and current channel the maximum input signal is 250 mVP (see Section 5.1 Analog Inputs on page 15). To prevent over-driving the channel inputs, the maximum rated rms input levels will register 0.6 in VRMS and IRMS by design. Therefore the voltage level at the channel inputs will be 150 mV rms when the maximum rated levels on the power lines are 250 V rms and 20 A rms. Solving for PulseRateE1,2 using the transfer function: 2 FREQ E × VREFIN PulseRateE 1, 2 = -----------------------------------------------------------------VIN × VGAIN × IIN × PF 5.4.5 Pulse Output E3 The pulse output E3 is designed to assist with meter calibration. The pulse-output frequency of E3 is directly proportional to the active power calculated from the input signals. E3 pulse frequency is derived using a simular transfer function as E1, but is set by the value in the PulseRateE3 Register. The E3 pin outputs negative and positive energy, but has no energy direction indicator. The pulse width of E3 is configurable. The PulseWidth register defines the pulse width of E3 in units of 1/OWR or: t pw PulseWidth = -------------------------------------------( ( MCLK ) ⁄ K ) ⁄ 1024 The default value is 0. 5.4.6 Anti-creep for the Pulse Outputs Anti-creep allows the measurement element to maintain an energy level, such that when the magnitude of the accumulated active power is below this level, no energy pulses are output. Anti-creep is enabled by setting bit FAC in the Control Register for E3 and bit EAC in the Control Register for E1 and E2. For low-frequency pulse output formats (i.e. mechanical counter and stepper motor formats), the active power is accumulated over time. When a designated energy level is reached (determined by the transfer function) a pulse is generated on E1 and/or E2. If active power with Therefore with PF = 1 and VIN = 220V × ( ( 150mV ) ⁄ ( 250V ) ) = 132mV IIN = 15A × ( ( 150mV ) ⁄ ( 20A ) ) = 112.5mV the PulseRateE1,2 Register is set to: 2 100 × 2.5 PulseRateE = ---------------------------------------------------------------- = 420.8754Hz 0.132 × 10 × 0.1125 × 10 18 DS661F2 CS5461A EXAMPLE #2: The required number of pulses per unit energy present on E1 is specified to be 500 pulses per kWhr, given that the line voltage is 250 Vrms and the line current is 20 Arms. In such a situation, the stated line voltage and current do not determine the appropriate PulseRateE1,2 setting. To achieve full-scale readings in the instantaneous voltage and current registers, a 250 mV, DC-level signal is applied to the channel inputs. As in example #1, the voltage and current channel gains are 10x, and the voltage level at the channel inputs will be 150 mV rms when the levels on the power lines are 250 V rms and 20 A rms. In order to achieve 500 pulse-per-kW Hr per unit-energy, the PulseRateE1,2 Register setting is determined using the following equation: sag level for more than half of the voltage sag duration (see Figure 7). To activate Voltage Sag detect, a voltage sag level must be specified in the Voltage Sag Level Register (VSAGLevel), and a voltage sag duration must be specified in the Voltage Sag Duration Register (VSAGDuration). The voltage sag level is specified as the average of the absolute instantaneous voltage. Voltage sag duration is specified in terms of ADC cycles. Level 500pulses 1Hr 1kW 250mV 250mV P ulseRateE 1, 2 = ----------------------------- × ---------------- × ------------------ × ------------------------ × -----------------------kWHr 3600s 1000W ⎛ 150mV⎞ ⎛ 150mV⎞ ------------------------------------⎝ 250V ⎠ ⎝ 20A ⎠ Duration Figure 7. Voltage Sag Detect Therefor, the PulseRateE1,2 Register is approximately 1.929 Hz. The PulseRateE1,2 Register cannot be set to a frequency of exactly 1.929 Hz. The closest setting is 0x00003E = 1.9375 Hz. To improve the accuracy, either gain register can be programmed to correct for the round-off error. This value would be calculated as Vgn or Ign 5.6 No Load Threshold The CS5461A includes the LoadIntv (No Load Detection Interval) register and the LoadMin register to implement the no load threshold function. When the accumulated energy measured within the time defined by the LoadIntv register does not reach the value in the LoadMin register, the pulse outputs will be disabled. = PulseRateE ----------------------------------1.929 ≅ 1.00441 = 0x404830 5.7 On-chip Temperature Sensor The on-chip temperature sensor is designed to assist in characterizing the measurement element over a desired temperature range. Once a temperature characterization is performed, the temperature sensor can then be utilized to assist in compensating for temperature drift. Temperature measurements are performed during continuous conversions and stored in the Temperature Register. The Temperature Register (T) default is Celsius scale (oC). The Temperature Gain Register (Tgain) and Temperature Offset Register (Toff) are constant values allowing for temperature scale conversions. The temperature update rate is a function of the number of ADC samples. With MCLK = 4.096 MHz and K = 1 the update rate is: 2240 samples ---------------------------------------(MCLK/K)/1024 If (MCLK/K) is not equal to 4.096 MHz, the PulseRateE1,2 Register must be scaled by a correction factor of: 4.096MHz --------------------------(MCLK/K) × PulseRateE1, 2 Therefore if (MCLK/K) = 3.05856 MHz the value of PulseRateE1,2 Register is PulseRateE 1, 2 = 4.096 -------------------3.05856 × 1.929Hz ≅ 2.583Hz 5.5 Voltage Sag-detect Feature Status bit VSAG in the Status Register, indicates a voltage sag occurred in the power line voltage. For a voltage sag condition to be identified, the absolute value of the instantaneous voltage must be less than the voltage = 0.56 sec DS661F2 19 CS5461A The Cycle Count Register (N) must be set to a value greater than one. Status bit TUP in the Status Register, indicates when the Temperature Register is updated. The Temperature Offset Register sets the zero-degree measurement. To improve temperature measurement accuracy, the zero-degree offset should be adjusted after the CS5461A is initialized. Temperature offset calibration is achieved by adjusting the Temperature Offset Register (Toff) by the differential temperature (∆T) measured from a calibrated digital thermometer and the CS5461A temperature sensor. A one-degree adjustment to the Temperature Register (T) is achieved by adding 2.737649x10-4 to the Temperature Offset Register (Toff). Therefore, T off = T off A hardware reset is initiated when the RESET pin is asserted with a minimum pulse width of 50 ns. The RESET signal is asynchronous, with a Schmitt-trigger input. Once the RESET pin is de-asserted, an eight-XIN-clock-period delay is enabled. A software reset is initiated by writing the command of 0x80. After a hardware or software reset, the internal registers (some of which drive output pins) will be reset to their default values. Status bit DRDY in the Status Register, indicates the CS5461A is in its active state and ready to receive commands. 5.10 Power-down States The CS5461A has two power-down states, stand-by and sleep. In the stand-by state all circuitry except the voltage reference and crystal oscillator is turned off. To return the device to the active state a power-up command is sent to the device. In sleep state all circuitry except the instruction decoder is turned off. When the power-up command is sent to the device, a system initialization is performed (see Section 5.9 System Initialization on page 20). + ( ∆T × 2.737649 ⋅ 10– 4 ) if Toff = -0.0951126 and ∆T = -2.0 (oC), then T off = – 0.0951126 + ( –2.0 × 2.737649 ⋅ 10 –4 ) = – 0.09566 or 0xF3C168 (2’s compliment notation) is stored in the Temperature Offset Register (Toff). To convert the Temperature Register (T) from a Celsius scale (oC) to a Fahrenheit scale (oF) utilize the formula o 5.11 Oscillator Characteristics The XIN and XOUT pins are the input and output of an inverting amplifier configured as an on-chip oscillator, as shown in Figure 8. The oscillator circuit is designed 9o F = -- ( C + 17.7778 ) 5 Applying the above relationship to the CS5461A temperature measurement algorithm T 〈 F〉 = o XOUT C1 -( 9 × Tgain ) [ T 〈 oC〉 + ( T off + ( 17.7778 × 2.737649 ⋅ 10– 4 ) ) ] 5 Oscillator Circuit If Toff = -0.09566 and Tgain = 23.507 for a Celsius scale, then the modified values are Toff = -0.0907935 (0xF460E1) and Tgain = 42.3132 (0x54A05E) for a Fahrenheit scale. XIN C2 5.8 Voltage Reference The CS5461A is specified for operation with a +2.5 V reference between the VREFIN and AGND pins. To utilize the on-chip 2.5 V reference, connect the VREFOUT pin to the VREFIN pin of the device. The VREFIN pin can be used to connect external filtering and/or references. DGND C1 = C2 = 22 pF Figure 8. Oscillator Connection to work with a quartz crystal. To reduce circuit cost, two load capacitors C1 and C2 are integrated in the device, from XIN to DGND, and XOUT to DGND. PCB trace lengths should be minimized to reduce stray capacitance. To drive the device from an external clock source, XOUT should be left unconnected while XIN is driven by the external circuitry. There is an amplifier between XIN and the digital section which provides CMOS-level signals. This amplifier works with sinusoi- 5.9 System Initialization Upon powering up, the digital circuitry is held in reset until the analog voltage reaches 4.0 V. At that time, an eight-XIN-clock-period delay is enabled to allow the oscillator to stabilize. The CS5461A will then initialize. 20 DS661F2 CS5461A dal inputs so there are no problems with slow edge times. The CS5461A can be driven by an external oscillator ranging from 2.5 to 20 MHz, but the K divider value must be set such that the internal MCLK will run somewhere between 2.5 MHz and 5 MHz. The K divider value is set with the K[3:0] bits in the Configuration Register. As an example, if XIN = MCLK = 15 MHz, and K is set to 5, then DCLK is 3 MHz, which is a valid value for DCLK. IMODE 1 IINV 1 INT Pin High Pulse Table 3. Interrupt Configuration If the interrupt output signal format is set for either falling or rising edge, the duration of the INT pulse will be at least one DCLK cycle (DCLK = MCLK/K). 5.12 Event Handler The INT pin is used to indicate that an internal error or event has taken place in the CS5461A. Writing a logic 1 to any bit in the Mask Register allows the corresponding bit in the Status Register to activate the INT pin. The interrupt condition is cleared by writing a logic 1 to the bit that has been set in the Status Register. The behavior of the INT pin is controlled by the IMODE and IINV bits of the Configuration Register. IMODE 0 0 1 IINV 0 1 0 INT Pin Active-low Level Active-high Level Low Pulse 5.12.1 Typical Interrupt Handler The steps below show how interrupts can be handled. INITIALIZATION: 1) All Status bits are cleared by writing 0xFFFFFF to the Status Register. 2) The condition bits which will be used to generate interrupts are then set to logic 1 in the Mask Register. 3) Enable interrupts. INTERRUPT HANDLER ROUTINE: 4) Read the Status Register. 5) Disable all interrupts. 6) Branch to the proper interrupt service routine. 7) Clear the Status Register by writing back the read value in step 4. 8) Re-enable interrupts. 9) Return from interrupt service routine. Table 3. Interrupt Configuration DS661F2 21 CS5461A 5.13 Serial Port Overview The CS5461A incorporates a serial port transmit and receive buffer with a command decoder that interprets one-byte (8 bits) commands as they are received. There are four types of commands; instructions, synchronizing, register writes and register reads (See Section 5.14 Commands on page 23). Instructions are one byte in length and will interrupt any instruction currently executing. Instructions do not affect register reads currently being transmitted. Synchronizing commands are one byte in length and only affect the serial interface. Synchronizing commands do not affect operations currently in progress. Register writes must be followed by three bytes of data. register reads can return up to four bytes of data. Commands and data are transferred most-significant bit (MSB) first. Figure 1 on page 11, defines the serial port timing and required sequence necessary to write to and read from the serial port receive and transmit buffer, respectively. While reading data from the serial port, commands and data can be simultaneously written. Starting a new register read command while data is being read will terminate the current read in progress. This is acceptable if the remainder of the current read data is not needed. During data reads, the serial port requires input data. If a new command and data is not sent, SYNC0 or SYNC1 must be sent. 5.13.1 Serial Port Interface The serial port interface is a “4-wire” synchronous serial communications interface. The interface is enabled to start excepting SCLKs when CS (Chip Select) is asserted. SCLK (Serial bit-clock) is a Schmitt-trigger input that is used to strobe the data on SDI (Serial Data In) into the receive buffer and out of the transmit buffer onto SDO (Serial Data Out). If the serial port interface becomes unsynchronized with respect to the SCLK input, any attempt to clock valid commands into the serial interface may result in unexpected operation. The serial port interface must then be re-initialized by one of the following actions: Drive the CS pin high, then low. Hardware Reset (drive RESET pin low, for at least 10 µs). - Issue the Serial Port Initialization Sequence, which is 3 (or more) SYNC1 command bytes (0xFF) followed by one SYNC0 command byte (0xFE). If a resynchronization is necessary, it is best to re-initialize the part either by hardware or software reset (0x80), as the state of the part may be unknown. - 22 DS661F2 CS5461A 5.14 Commands All commands are 8-bits in length. Any byte that is not listed in this section is invalid. Commands that write to registers must be followed by 3 bytes of data. Commands that read data can be chained with other commands (e.g., while reading data, a new command can be sent which can execute during the original read). All commands except register reads, register writes, and SYNC0 & SYNC1 will abort any currently executing commands. 5.14.1 Start Conversions B7 1 B6 1 B5 1 B4 0 B3 C3 B2 C2 B1 0 B0 0 Initiates acquiring measurements and calculating results. The device has three modes of acquisition. C[3:2] Modes of acquisition/measurement 00 = Perform a single computation cycle 01 = Not Used 10 = Perform continuous computation cycles 11 = Perform continuous computation cycles with APF enabled on the other channel 5.14.2 SYNC0 and SYNC1 B7 1 B6 1 B5 1 B4 1 B3 1 B2 1 B1 1 B0 SYNC The serial port can be initialized by asserting CS or by sending three or more consecutive SYNC1 commands followed by a SYNC0 command. The SYNC0 or SYNC1 can also be sent while sending data out. SYNC 0 = Last byte of a serial port re-initialization sequence. 1 = Used during reads and serial port initialization. 5.14.3 Power-Up/Halt B7 1 B6 0 B5 1 B4 0 B3 0 B2 0 B1 0 B0 0 If the device is powered-down, Power-Up/Halt will initiate a power on reset. If the part is already powered-on, all computations will be halted. 5.14.4 Power-down and Software Reset B7 1 B6 0 B5 0 B4 S1 B3 S0 B2 0 B1 0 B0 0 To conserve power the CS5461A has two power-down states. In stand-by state all circuitry, except the analog/digital clock generators, is turned off. In the sleep state all circuitry, except the instruction decoder, is turned off. Bringing the CS5461A out of sleep state requires more time than out of stand-by state, because of the extra time needed to re-start and re-stabilize the analog oscillator. S[1:0] Power-down state 00 = Software Reset 01 = Halt and enter stand-by power saving state. This state allows quick power-on 10 = Halt and enter sleep power saving state. 11 = Reserved 23 DS661F2 CS5461A 5.14.5 Register Read/Write B7 0 B6 W/R B5 RA4 B4 RA3 B3 RA2 B2 RA1 B1 RA0 B0 0 The Read/Write informs the command decoder that a register access is required. During a read operation, the addressed register is loaded into an output buffer and clocked out by SCLK. During a write operation, the data is clocked into an input buffer and transferred to the addressed register upon completion of the 24th SCLK. W/R Write/Read control 0 = Read 1 = Write Register address bits (bits 5 through 1) of the read/write command. RA[4:0] 00000 00001 00010 00011 00100 00101 00110 00111 01000 01001 01010 01011 01100 01110 01111 10000 10001 10010 10011 10100 10101 10110 10111 11000 11001 11010 11011 11100 11101 11110 11111 Name Config IDCoff Ign VDCoff Vgn Cycle Count PulseRateE1,2 I V P PActive IRMS VRMS Poff Status IACoff VACoff PulseRateE3 T SYSGain PW PulseWidth VSAGDuration VSAGLevel LoadIntv Mask LoadMin Ctrl TGain Toff S Description Configuration Current DC Offset Current Gain Voltage DC Offset Voltage Gain Number of A/D conversions used in one computation cycle (N)). Sets the E1 and E2 energy-to-frequency output pulse rate. Instantaneous Current Instantaneous Voltage Instantaneous Power Active (Real) Power RMS Current RMS Voltage Power Offset Status Current AC (RMS) Offset Voltage AC (RMS) Offset Sets the E3 energy-to-frequency output pulse rate. Temperature System Gain Pulse width register for mechanical counter output mode Pulse width register for E3 energy pulse output Voltage Sag Duration Voltage Sag Level Threshold No load threshold interval (detection window) Interrupt Mask No Load Threshold Control Temperature Sensor Gain Temperature Sensor Offset Apparent Power RA[4:0] Address 0 1 2 3 4 5 6 7 8 9 10 11 12 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Note: For proper operation, do not attempt to write to unspecified registers. 24 DS661F2 CS5461A 5.14.6 Calibration B7 1 B6 1 B5 0 B4 CAL4 B3 CAL3 B2 CAL2 B1 CAL1 B0 CAL0 The CS5461A can perform system calibrations. Proper input signals must be applied to the current and voltage channel before performing a designated calibration. CAL[4:0]* Designates calibration to be performed 01001 = Current channel DC offset 01010 = Current channel DC gain 01101 = Current channel AC offset 01110 = Current channel AC gain 10001 = Voltage channel DC offset 10010 = Voltage channel DC gain 10101 = Voltage channel AC offset 10110 = Voltage channel AC gain 11001 = Current and Voltage channel DC offset 11010 = Current and Voltage channel DC gain 11101 = Current and Voltage channel AC offset 11110 = Current and Voltage channel AC gain *Values for CAL[4:0] not specified should not be used. DS661F2 25 CS5461A 6. REGISTER DESCRIPTION 1. 2. “Default” => bit status after power-on or reset Any bit not labeled is Reserved. A zero should always be used when writing to one of these bits. 6.1 Configuration Register Address: 0 23 PC6 15 EWA 7 ALT 22 PC5 14 6 VHPF 21 PC4 13 5 IHPF 20 PC3 12 IMODE 4 iCPU 19 PC2 11 IINV 3 K3 18 PC1 10 EPP 2 K2 17 PC0 9 EOP 1 K1 16 Igain 8 EDP 0 K0 Default = 0x000001 PC[6:0] Phase compensation. A 2’s complement number which sets a delay in the voltage channel relative to the current channel. When MCLK = 4.096 MHz and K = 1, the phase adjustment range is approximately ±2.8 degrees with each step approximately 0.04 degrees (assuming a power line frequency of 60 Hz). If (MCLK/K) is not 4.096 MHz, the values for the range and step size should be scaled by the factor 4.096 MHz / (MCLK/K). Default setting is 0000000 = 0.0215 degree phase delay at 60 Hz (when MCLK = 4.096 MHz). Sets the gain of the current PGA. 0 = Gain is 10x (default) 1 = Gain is 50x Allows the E1 and E2 pins to be configured as open-collector output pins. 0 = Normal outputs (default) 1 = Only the pull-down device of the E1 and E2 pins are active Interrupt configuration bits. Select the desired pin behavior for indication of an interrupt. 00 = Active-low level (default) 01 = Active-high level 10 = High-to-low pulse 11 = Low-to-high pulse Allows the E1 and E2 pins to be controlled by the EOP and EDP bits. 0 = Normal operation of the E1 and E2 pins. (default) 1 = EOP and EDP bits defines the E1 and E2 pins. EOP defines the value of the E1 pin when EPP = 1. 0 = Logic level low (default) EDP defines the value of the E2 pin when EPP = 1. 0 = Logic level low (default) Alternate pulse format, E1 and E2 becomes active low alternating pulses with an output frequency proportional to the active power. 0 = Normal (default), Mechanical Counter or Stepper Motor Format 1 = Alternate Pulse Format, also MECH = 1 Enables the high-pass filter on the voltage (current) channel. 0 = High-pass filter disabled (default) 1 = High-pass filter enabled Igain EWA IMODE, IINV EPP EOP EDP ALT VHPF (IHPF) 26 DS661F2 CS5461A iCPU Inverts the CPUCLK clock. In order to reduce the level of noise present when analog signals are sampled, the logic driven by CPUCLK should not be active during the sample edge. 0 = Normal operation (default) 1 = Minimize noise when CPUCLK is driving rising-edge logic Clock divider. A 4-bit binary number used to divide the value of MCLK to generate the internal clock DCLK. The internal clock frequency is DCLK = MCLK/K. The value of K can range between 1 and 16. A value of “0000” will set K to 16 (not zero). K = 1 at reset. K[3:0] 6.2 Current and Voltage DC Offset Register ( IDCoff ,VDCoff ) Address: 1 (Current DC Offset); 3 (Voltage DC Offset) MSB -(20) 2-1 2-2 2-3 2-4 2-5 2-6 2-7 ..... 2-17 2-18 2-19 2-20 2-21 2-22 LSB 2-23 Default = 0x000000 The DC Offset registers (IDCoff,VDCoff) are initialized to 0.0 on reset. When DC Offset calibration is performed, the register is updated with the DC offset measured over a computation cycle. DRDY will be asserted at the end of the calibration. This register may be read and stored for future system offset compensation. The value is represented in two's complement notation and in the range of -1.0 ≤ IDCoff, VDCoff < 1.0, with the binary point to the right of the MSB. 6.3 Current and Voltage Gain Register ( Ign ,Vgn ) Address: 2 (Current Gain); 4 (Voltage Gain) MSB 21 20 2-1 2-2 2-3 2-4 2-5 2-6 ..... 2-16 2-17 2-18 2-19 2-20 2-21 LSB 2-22 Default = 0x400000 = 1.000 The gain registers (Ign,Vgn) are initialized to 1.0 on reset. When either a AC or DC Gain calibration is performed, the register is updated with the gain measured over a computation cycle. DRDY will be asserted at the end of the calibration. This register may be read and stored for future system gain compensation. The value is in the range 0.0 ≤ Ign,Vgn < 3.9999, with the binary point to the right of the second MSB. 6.4 Cycle Count Register Address: 5 MSB 223 222 221 220 219 218 217 216 ..... 26 25 24 23 22 21 LSB 20 Default = 0x000FA0 = 4000 Cycle Count, denoted as N, determines the length of one computation cycle. During continuous conversions, the computation cycle frequency is (MCLK/K)/(1024∗N). A one second computational cycle period occurs when MCLK = 4.096 MHz, K = 1, and N = 4000. DS661F2 27 CS5461A 6.5 PulseRateE1,2 Register Address: 6 MSB 218 217 216 215 214 213 212 211 ..... 21 20 2-1 2-2 2-3 2-4 LSB 2-5 Default = 0xFA000 = 32000.00 Hz PulseRateE1,2 sets the frequency of the E1 and/or E2 pulses. The smallest valid frequency is 2-4 with 2-5 incremental steps. A pulse rate higher than (MCLK/K)/8 will result in a pulse rate setting of (MCLK/K)/8. The value is represented in unsigned notation, with the binary point to the right of bit 5. 6.6 Instantaneous Current, Voltage and Power Registers ( I , V , P ) Address: 7 (Instantaneous Current); 8 (Instantaneous Voltage); 9 (Instantaneous Power) MSB -(20) 2-1 2-2 2-3 2-4 2-5 2-6 2-7 ..... 2-17 2-18 2-19 2-20 2-21 2-22 LSB 2-23 I and V contain the instantaneous measured values for current and voltage, respectively. The instantaneous voltage and current samples are multiplied to obtain Instantaneous Power (P). The value is represented in two's complement notation and in the range of -1.0 ≤ I, V, P < 1.0, with the binary point to the right of the MSB. 6.7 Active (Real) Power Registers ( PActive ) Address: 10 MSB -(20) 2-1 2-2 2-3 2-4 2-5 2-6 2-7 ..... 2-17 2-18 2-19 2-20 2-21 2-22 LSB 2-23 The instantaneous power is averaged over each computation cycle (N conversions) to compute Active Power (PActive). The value is represented in two's complement notation and in the range of -1.0 ≤ PActive< 1.0, with the binary point to the right of the MSB. 6.8 IRMS and VRMS Registers ( IRMS , VRMS ) Address: 11 (IRMS); 12 (VRMS) MSB 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 ..... 2-18 2-19 2-20 2-21 2-22 2-23 LSB 2-24 IRMS and VRMS contain the Root Mean Square (RMS) value of I and V, calculated over each computation cycle. The value is represented in unsigned binary notation and in the range of 0.0 ≤ IRMS, VRMS < 1.0, with the binary point to the left of the MSB. 6.9 Power Offset Register ( Poff ) Address: 14 MSB -(20) 2-1 2-2 2-3 2-4 2-5 2-6 2-7 ..... 2-17 2-18 2-19 2-20 2-21 2-22 LSB 2-23 Default = 0x000000 Power Offset (Poff) is added to the instantaneous power being accumulated in the Pactive register and can be used to offset contributions to the energy result that are caused by undesirable sources of energy that are inherent in the system. The value is represented in two's complement notation and in the range of -1.0 ≤ Poff < 1.0, with the binary point to the right of the MSB. 28 DS661F2 CS5461A 6.10 Status Register and Mask Register ( Status , Mask ) Address: 15 (Status); 26 (Mask) 23 DRDY 15 7 TUP 22 14 IROR 6 TOD 21 13 VROR 5 20 CRDY 12 EOR 4 VOD 19 11 3 IOD 18 10 2 LSD 17 IOR 9 1 VSAG 16 VOR 8 0 IC Default = 0x000001 (Status Register), 0x000000 (Mask Register) The Status Register indicates status within the chip. In normal operation, writing a '1' to a bit will cause the bit to reset. Writing a '0' to a bit will not change it’s current state. The Mask Register is used to control the activation of the INT pin. Placing a logic '1' in a Mask bit will allow the corresponding bit in the Status Register to activate the INT pin when the status bit is asserted. DRDY CRDY IOR VOR IROR VROR EOR TUP TOD VOD (IOD) Data Ready. During conversions, this bit will indicate the end of computation cycles. For calibrations, this bit indicates the end of a calibration sequence. Conversion Ready. Indicates a new conversion is ready. This will occur at the output word rate. Current Out of Range. Set when the Instantaneous Current Register overflows. Voltage Out of Range. Set when the Instantaneous Voltage Register overflows. IRMS Out of Range. Set when the IRMS Register overflows. VRMS Out of Range. Set when the VRMS Register overflows. Energy Out of Range. Set when PACTIVE overflows. Temperature Updated. Indicates the Temperature Register has updated. Modulator oscillation detected on the temperature channel. Set when the modulator oscillates due to an input above full scale. Modulator oscillation detected on the voltage (current) channel. Set when the modulator oscillates due to an input above full scale. The level at which the modulator oscillates is significantly higher than the voltage (current) channel’s differential input voltage range. Note: The IOD and VOD bits may be ‘falsely’ triggered by very brief voltage spikes from the power line. This event should not be confused with a DC overload situation at the inputs, when the IOD and VOD bits will re-assert themselves even after being cleared, multiple times. LSD Low Supply Detect. Set when the voltage at the PFMON pin falls below the low-voltage threshold (PMLO), with respect to AGND pin. The LSD bit cannot be reset until the voltage at PFMON pin rises back above the high-voltage threshold (PMHI). Indicates a voltage sag has occurred. See Section 5.5 Voltage Sag-detect Feature on page 19. Invalid Command. Normally logic 1. Set to logic 0 if an invalid command is received or the Status Register has not been successfully read. VSAG IC DS661F2 29 CS5461A 6.11 Current and Voltage AC Offset Register ( VACoff , IACoff ) Address: 16 (Current AC Offset); 17 (Voltage AC Offset) MSB -(20) 2-1 2-2 2-3 2-4 2-5 2-6 2-7 ..... 2-17 2-18 2-19 2-20 2-21 2-22 LSB 2-23 Default = 0x000000 The AC Offset Registers (VACoff, IACoff) are initialized to zero on reset, allowing for uncalibrated normal operation. AC Offset Calibration updates these registers. This sequence lasts approximately (6N + 30) ADC cycles (where N is the value of the Cycle Count Register). DRDY will be asserted at the end of the calibration. These values may be read and stored for future system AC offset compensation. The value is represented in two's complement notation and in the range of -1.0 ≤ VACoff, IACoff < 1.0, with the binary point to the right of the MSB. 6.12 PulseRateE3 Register Address: 18 MSB 218 217 216 215 214 213 212 211 ..... 21 20 2-1 2-2 2-3 2-4 LSB 2-5 Default = 0xFA0000 = 32000.00 Hz PulseRateE3 sets the frequency of the E3 pulses. The register’s smallest valid frequency is 2-4 with 2-5 incremental steps. A pulse rate higher than (MCLK/K)/8 will result in a pulse rate setting of (MCLK/K)/8. The value is represented in unsigned notation, with the binary point to the right of bit #5. 6.13 Temperature Register ( T ) Address: 19 MSB -(27) 26 25 24 23 22 21 20 ..... 2-10 2-11 2-12 2-13 2-14 2-15 LSB 2-16 T contains measurements from the on-chip temperature sensor. Measurements are performed during continuous conversions, with the default the Celsius scale (oC). The value is represented in two's complement notation and in the range of -128.0 ≤ T < 128.0, with the binary point to the right of the eighth MSB. 6.14 System Gain Register ( SYSGain ) Address: 20 MSB -(21) 20 2-1 2-2 2-3 2-4 2-5 2-6 ..... 2-16 2-17 2-18 2-19 2-20 2-21 LSB 2-22 Default = 0x500000 = 1.25 System Gain (SYSGain) determines the one’s density of the channel measurements. Small changes in the modulator due to temperature can be fine adjusted by changing the system gain. The value is represented in two's complement notation and in the range of -2.0 < SYSGain < 2.0, with the binary point to the right of the second MSB. 30 DS661F2 CS5461A 6.15 Pulsewidth Register ( PW ) Address: 21 MSB 2 23 LSB 2 22 2 21 2 20 2 19 2 18 2 17 2 16 ..... 26 2 5 2 4 2 3 2 2 2 1 20 Default = 0x000200 = 512 sample periods PW sets the pulsewidth of E1 and E2 pulses in Alternate Pulse and Mechanical Counter format. The width is a function of number of sample periods. The default corresponds to a pulsewidth of 512 samples/[(MCLK/K)/1024] = 128 msec with MCLK = 4.096 MHz and K = 1. The value is represented in unsigned notation. 6.16 E3 Pulse Width Register ( PulseWidth ) Address: 22 MSB 0 LSB 2 22 221 220 219 218 217 216 ..... 26 25 24 23 22 21 20 Default = 0x000000 = Hardware-generated pulse width (up to 125 µs) The PulseWidth register sets the pulse width of E3 pulses in units of 1/OWR. PulseWidth E3 pulse width = -------------------------------------------( ( MCLK ) ⁄ K ) ⁄ 1024 The range of this register is from 1 to 8388607. 6.17 Voltage Sag Duration Register ( VSAGDuration ) Address: 23 MSB 0 LSB 2 22 2 21 2 20 2 19 2 18 2 17 2 16 ..... 26 2 5 2 4 2 3 2 2 2 1 20 Default = 0x000000 Voltage Sag Duration (VSAGDuration) defines the number of instantaneous voltage measurements utilized to determine a voltage level sag event (VSAGLEVEL). Setting this register to zero will disable Voltage Sag-detect. The value is represented in unsigned notation. 6.18 Voltage Sag Level Register ( VSAGLevel ) Address: 24 MSB 0 LSB 2-1 2 -2 2 -3 2 -4 2 -5 2 -6 2 -7 ..... 2-17 2 -18 2 -19 2 -20 2 -21 2 -22 2-23 Default = 0x000000 Voltage Sag Level (VSAGLevel) defines the voltage level that the magnitude of input samples, averaged over the sag duration, must fall below in order to register a sag condition. This value is represented in unsigned notation and in the range of 0 ≤ VSAGLevel < 1.0, with the binary point to the right of the MSB. DS661F2 31 CS5461A 6.19 No Load Threshold Interval Register ( LoadIntv) Address: 25 MSB 223 222 221 220 219 218 217 216 ..... 26 25 24 23 22 21 LSB 20 Default = 0x000000 = No load threshold feature disabled LoadMin determines the duration or interval of the no load detection window in units of 1/OWR. The range is from 1 to 16777215. 6.20 No Load Threshold ( LoadMin ) Address: 27 MSB -(20) 2-1 2-2 2-3 2-4 2-5 2-6 2-7 ..... 2-17 2-18 2-19 2-20 2-21 2-22 LSB 2-23 Default = 0x000000 = No load threshold feature disabled LoadMin sets the no load threshold value. LoadMin is a two’s complement value in the range of -1.0 ≤ LoadMin < 1.0 with the binary point to the right of the MSB. Negative values are not allowed. 32 DS661F2 CS5461A 6.21 Control Register Register Address: 28 23 15 7 22 14 6 MECH 21 13 5 20 12 4 INTOD 19 11 3 18 10 FAC 2 NOCPU 17 9 EAC 1 NOOSC 16 8 STOP 0 STEP Default = 0x000000 FAC Determines if anti-creep is enabled for pulse output E3. 0 = Disable anti-creep (default) 1 = Enabled anti-creep Determines if anti-creep is enabled for pulse output E1 and/or E2. 0 = Disable anti-creep (default) 1 = Enabled anti-creep Terminates the auto-boot sequence. 0 = Normal (default) 1 = Stop sequence Mechanical Counter Format, E1 or E2 becomes active low pulses with an output frequency proportional to the active power 0 = Normal (default) or Stepper Motor Format 1 = Mechanical Counter Format, also ALT = 0 Converts INT output pin to an open drain output. 0 = Normal (default) 1 = Open drain Saves power by disabling the CPUCLK pin. 0 = Normal (default) 1 = Disables CPUCLK Saves power by disabling the crystal oscillator. 0 = Normal (default) 1 = Oscillator circuit disabled Stepper Motor Format, E1 and E2 becomes active low pulses with an output frequency proportional to the active power 0 = Normal Format (default) 1 = Stepper Motor Format, also MECH = 0 and ALT = 0 EAC STOP MECH INTOD NOCPU NOOSC STEP 6.22 Temperature Gain Register ( TGain ) Address: 29 MSB 26 25 24 23 22 21 20 2-1 ..... 2-11 2-12 2-13 2-14 2-15 2-16 LSB 2-17 Default = 0x2F02C3 = 23.5073471 Sets the temperature channel gain. Temperature gain (TGain) is utilized to convert from one temperature scale to another. The Celsius scale (oC) is the default. Values are represented in unsigned notation and in the range of 0 ≤ TGain < 128, with the binary point to the right of the seventh MSB. DS661F2 33 CS5461A 6.23 Temperature Offset Register ( Toff ) Address: 30 MSB -(2 ) 0 LSB 2 -1 2 -2 2 -3 2 -4 2 -5 2 -6 2 -7 ..... 2-17 2 -18 2 -19 2 -20 2 -21 2 -22 2-23 Default = 0xF3D35A = -0.0951126 Temperature offset (Toff) is used to remove the temperature channel’s offset at the zero degree reading. Values are represented in two's complement notation and in the range of -1.0 ≤ Toff < 1.0, with the binary point to the right of the MSB. 6.24 Apparent Power Register ( S ) Address: 31 MSB 2 -1 LSB 2-2 2-3 2-4 2-5 2-6 2-7 2-8 ..... 2-18 2-19 2-20 2-21 2-22 2-23 2-24 Apparent power (S) is the product of the VRMS and IRMS. The value is represented in unsigned binary notation and in the range of 0.0 ≤ S < 1.0, with the binary point to the left of the MSB. 34 DS661F2 CS5461A 7. SYSTEM CALIBRATION 7.1 Channel Offset and Gain Calibration The CS5461A provides digital DC offset and gain compensation that can be applied to the instantaneous voltage and current measurements, and AC offset compensation to the voltage and current RMS calculations. Since the voltage and current channels have independent offset and gain registers, system offset and/or gain can be performed on either channel without the calibration results from one channel affecting the other. The computational flow of the calibration sequences are illustrated in Figure 9. The flow applies to both the voltage channel and current channel. calibrations, the sequence takes at least 6N + 30 ADC cycles to complete, (about 6 computation cycles). As N is increased, the accuracy of calibration results will increase. 7.1.2 Offset Calibration Sequence For DC- and AC offset calibrations, the VIN± pins of the voltage and IIN± pins of the current channels should be connected to their ground-reference level. See Figure 10. External Connections + AIN+ 0V + CM + AINXGAIN + 7.1.1 Calibration Sequence The CS5461A must be operating in its active state and ready to accept valid commands. Refer to Section 5.14 Commands on page 23. The calibration algorithms are dependent on the value N in the Cycle Count Register (see Figure 9). Upon completion, the results of the calibration are available in their corresponding register. The DRDY bit in the Status Register will be set. If the DRDY bit is to be output on the INT pin, then DRDY bit in the Mask Register must be set. The initial values stored in the AC gain and offset registers do affect the calibration results. Figure 10. System Calibration of Offset. The AC offset registers must be set to the default (0x000000). 7.1.2.1 DC Offset Calibration Sequence Channel gain should be set to 1.0 when performing DC offset calibration. Initiate a DC offset calibration. The DC offset registers are updated with the negative of the average of the instantaneous samples taken over a computational cycle. Upon completion of the DC offset calibration the DC offset is stored in the corresponding DC offset register. The DC offset value will be added to each instantaneous measurement to cancel out the DC 7.1.1.1 Duration of Calibration Sequence The value of the Cycle Count Register (N) determines the number of conversions performed by the CS5461A during a given calibration sequence. For DC offset and gain calibrations, the calibration sequence takes at least N + 30 conversion cycles to complete. For AC offset to V*, I* Registers + In Modulator Filter + + X X Σ N ÷N √ + + + VRMS*, IRMS* Registers DC Offset* Gain* Σ N AC Offset* Inverse ÷N -1 X -1 X 0.6 RMS * Denotes readable/writable register Figure 9. Calibration Data Flow DS661F2 35 CS5461A component present in the system during conversion commands. A typical rms calibration value which allows for reasonable over-range margin would be 0.6 or 60% of the voltage and current channel’s maximum input voltage level. Two examples of AC gain calibration and the updated digital output codes of the channel’s instantaneous data registers are shown in Figures 12 and 13. Figure 13 Before AC Gain Calibration (Vgn Register = 1) 250 mV Sinewave 7.1.2.2 AC Offset Calibration Sequence Corresponding offset registers IACoff and/or VACoff should be cleared prior to initiating AC offset calibrations. Initiate an AC offset calibration. The AC offset registers are updated with an offset value that reflects the RMS output level. Upon completion of the AC offset calibration the AC offset is stored in the corresponding AC offset register. The AC offset register value is subtracted from each successive VRMS and IRMS calculation. 0.9999... 0.92 Instantaneous Voltage Register Values -0.92 -1.0000... 230 mV INPUT 0V SIGNAL -230 mV -250 mV 7.1.3 Gain Calibration Sequence When performing gain calibrations, a reference signal should be applied to the VIN± pins of the voltage and IIN± pins of the current channels that represents the desired maximum signal level. Figure 11 shows the basic setup for gain calibration. External Connections R eference + Signal - VRMS Register = 230/√2 x 1/250 ≈ 0.65054 After AC Gain Calibration (Vgn Register changed to approx. 0.9223) 250 mV Sinewave 0.92231 0.84853 Instantaneous Voltage Register Values -0.84853 -0.92231 230 mV IN+ + XG AIN + - INPUT 0V SIGNAL -230 mV -250 mV CM VRMS Register = 0.600000 + - IN- Figure 12. Example of AC Gain Calibration Figure 11. System Calibration of Gain For gain calibrations, there is an absolute limit on the RMS voltage levels that are selected for the gain-calibration input signals. The maximum value that the gain registers can attain is 4. Therefore, if the signal level of the applied input is low enough that it causes the CS5461A to attempt to set either gain register higher than 4, the gain calibration result will be invalid and all CS5461A results obtained while performing measurements will be invalid. If the channel gain registers are initially set to a gain other then 1.0, AC gain calibration should be used. Before AC Gain Calibration (Vgain Register = 1) 250 mV 230 mV DC Signal 0.9999... 0.92 Instantaneous Voltage Register Values INPUT 0 V SIGNAL -250 mV 230 VRMS Register = 250 = 0.92 -1.0000... After AC Gain Calibration (Vgain Register changed to approx. 0.65217) 250 mV 230 mV DC Signal 7.1.3.1 AC Gain Calibration Sequence The corresponding gain register should be set to 1.0, unless a different initial gain value is desired. Initiate an AC gain calibration. The AC gain calibration algorithm computes the RMS value of the reference signal applied to the channel inputs. The RMS register value is then divided into 0.6 and the quotient is stored in the corresponding gain register. Each instantaneous measurement will be multiplied by its corresponding AC gain value. 0.65217 0.6000 Instantaneous Voltage Register Values INPUT 0V SIGNAL -250 mV -0.65217 VRMS Register = 0.600000 Figure 13. Another Example of AC Gain Calibration shows that a positive (or negative), DC-level signal can be used even though an AC gain calibration is being exDS661F2 36 CS5461A ecuted. However, an AC signal should not be used for DC gain calibration. can be accomplished by restoring zero to the AC offset register and then perform an AC offset calibration sequence. The adjustment could also be done by multiplying the AC offset register value that was calculated in step 2 by the gain calculated in step 3 and updating the AC offset register with the product. 7.1.3.2 DC Gain Calibration Sequence Initiate a DC gain calibration. The corresponding gain register is restored to default (1.0). The DC gain calibration algorithm averages the channel’s instantaneous measurements over one computation cycle (N samples). The average is then divided into 1.0 and the quotient is stored in the corresponding gain register After the DC gain calibration, the instantaneous register will read at full-scale whenever the DC level of the input signal is equal to the level of the DC calibration signal applied to the inputs during the DC gain calibration.The HPF option should not be enabled if DC gain calibration is utilized. 7.2 Phase Compensation The CS5461A is equipped with phase compensation to cancel out phase shifts introduced by the measurement element. Phase Compensation is set by bits PC[6:0] in the Configuration Register. The default value of PC[6:0] is zero. With MCLK = 4.096 MHz and K = 1, the phase compensation has a range of ±2.8 degrees when the input signals are 60 Hz. Under these conditions, each step of the phase compensation register (value of one LSB) is approximately 0.04 degrees. For values of MCLK other than 4.096 MHz, the range and step size should be scaled by 4.096 MHz/(MCLK/K). For power-line frequencies other than 60Hz, the values of the range and step size of the PC[6:0] bits can be determined by converting the above values from angular measurement into time-domain (seconds), and then computing the new range and step size (in degrees) with respect to the new line frequency. 7.1.4 Order of Calibration Sequences 1. If the HPF option is enabled, then any dc component that may be present in the selected signal path will be removed and a DC offset calibration is not required. However, if the HPF option is disabled the DC offset calibration sequence should be performed. When using high-pass filters, it is recommended that the DC offset register for the corresponding channel be set to zero. When performing DC offset calibration, the corresponding gain channel should be set to one. 2. If an ac offset exist, in the VRMS or IRMS calculation, then the AC offset calibration sequence should be performed. 3. Perform the gain calibration sequence. 4. Finally, if an AC offset calibration was performed (step 2), then the AC offset may need to be adjusted to compensate for the change in gain (step 3). This 7.3 Active Power Offset The Power Offset Register can be used to offset system power sources that may be resident in the system, but do not originate from the power-line signal. These sources of extra energy in the system contribute undesirable and false offsets to the power and energy measurement results. After determining the amount of stray power, the Power Offset Register can be set to cancel the effects of this unwanted energy. DS661F2 37 CS5461A 8. AUTO-BOOT MODE USING E2PROM When the CS5461A MODE pin is asserted (logic 1), the CS5461A auto-boot mode is enabled. In auto-boot mode, the CS5461A downloads the required commands and register data from an external serial E2PROM, allowing the CS5461A to begin performing energy measurements. operation, when the auto-boot initialization sequence is running. Any of the valid commands can be used. 8.2 Auto-Boot Data for E2PROM Below is an example code set for an auto-boot sequence. This code is written into the E2PROM by the user. The serial data for such a sequence is shown below in single-byte, hexidecimal notation: - 40 00 00 61 Write Configuration Register, turn high-pass filters on, set K=1. - 44 7F C4 A9 Write value of 0x7FC4A9 to Current Gain Register. - 48 FF B2 53 Write value of 0xFFB253 to Voltage Gain Register. - 4C 00 7D 00 Set PulseRateE1,2 Register to 1000 Hz. - 74 00 00 04 Unmask bit #2 (LSD) in the Mask Register). - E8 Start continuous conversions - 78 00 01 00 Write STOP bit to Control Register, to terminate auto-boot initialization sequence. 8.1 Auto-Boot Configuration A typical auto-boot serial connection between the CS5461A and a E2PROM is illustrated in Figure 14. In auto-boot mode, the CS5461A’s CS and SCLK are configured as outputs. The CS5461A asserts CS, provides a clock on SCLK, and sends a read command to the E2PROM on SDO. The CS5461A reads the user-specified commands and register data presented on the SDI pin. The E2PROM’s programmed data is utilized by the CS5461A to change the designated registers’ default values and begin registering energy. VD+ EOUT1 EOUT2 5K Mech. Counter or Stepper Motor CS5461A SCLK SDI SDO MODE CS 5K EEPROM SCK SO SI CS 8.3 Suggested E2PROM Devices Connector to Calibrator Figure 14. Typical Interface of E2PROM to CS5461A Several industry-standard, serial E2PROMs that will successfully run auto-boot with the CS5461A are listed below: • • • Atmel AT25010, AT25020 or AT25040 National Semiconductor NM25C040M8 or NM25020M8 Xicor X25040SI Figure 14 also shows the external connections that would be made to a calibrator device, such as a PC or custom calibration board. When the metering system is installed, the calibrator would be used to control calibration and/or to program user-specified commands and calibration values into the E2PROM. The user-specified commands/data will determine the CS5461A’s exact These types of serial E2PROMs expect a specific 8-bit command (00000011) in order to perform a memory read. The CS5461A has been hardware programmed to transmit this 8-bit command to the E2PROM at the beginning of the auto-boot sequence. 38 DS661F2 CS5461A 9. BASIC APPLICATION CIRCUITS Figure 15 shows the CS5461A configured to measure power in a single-phase, 2-wire system while operating in a single-supply configuration. In this diagram, a shunt resistor is used to sense the line current and a voltage divider is used to sense the line voltage. In this type of shunt resistor configuration, the common-mode level of the CS5461A must be referenced to the line side of the power line. This means that the common-mode potential of the CS5461A will track the high-voltage levels, as well as low-voltage levels, with respect to earth ground potential. Isolation circuitry is required when an earthground-referenced communication interface is connected. Figure 16 shows the same single-phase, two-wire system with complete isolation from the power lines. This isolation is achieved using three transformers: a general purpose transformer to supply the on-board DC power; a high-precision, low-impedance voltage transformer with very little roll-off/phase-delay, to measure voltage; and a current transformer to sense the line current. Figure 17 shows a single-phase, 3-wire system. In many 3-wire residential power systems within the United States, only the two line terminals are available (neutral is not available). Figure 18 shows the CS5461A configured to meter a three-wire system with no neutral available. 5 kΩ N 120 VAC 10 kΩ L 500 Ω 470 nF 500 470 µF 0.1 µF 10 Ω 0.1 µF 14 VA+ 3 VD+ CS5461A 9 CVR2 R1 VIN+ CVdiff R VCV+ 10 15 R IR Shunt R I+ C I+ 16 12 11 PFMON CPUCLK XOUT 17 2 1 4.096 MHz 24 Optional Clock Source VINIIN- XIN C IC Idiff RESET CS SDI IIN+ VREFIN VREFOUT AGND 13 DGND 4 SDO SCLK INT E2 E1 19 ISOLATION 7 23 6 5 20 22 21 Serial Data Interface 0.1 µF Note: Indicates common (floating) return. Mech. Counter or Stepper Motor Figure 15. Typical Connection Diagram (Single-phase, 2-wire – Direct Connect to Power Line) DS661F2 39 CS5461A 120 VAC 5 kΩ L Voltage Transformer 12 VAC 10 kΩ N 200 Ω 200 Ω 0.1µF 200µF 14 VA+ 10 Ω 0.1 µF 3 VD+ 12 VAC CS5461A M:1 1kΩ RV+ RVCVdiff 10 9 VIN+ 17 PFMON 2 CPUCLK 1 XOUT 24 4.096 MHz Optional Clock Source 1kΩ Low Phase-Shift Potential Transformer VIN- XIN N:1 1kΩ RBurden 1kΩ Current Transformer RI15 CIdiff 16 RI+ 12 11 IIN- RESET 19 IIN+ VREFIN VREFOUT AGND 13 7 CS 23 SDI 6 SDO 5 SCLK 20 INT 22 E2 21 E1 Serial Data Interface 0.1 µF DGND 4 Mech. Counter or Stepper Motor Figure 16. Typical Connection Diagram (Single-phase, 2-wire – Isolated from Power Line) 240 VAC 120 VAC 120 VAC 5 kΩ L2 500 Ω 500 Ω 470 µF 0.1 µF 10 Ω 0.1 µF 10 kΩ L1 N 470 nF Earth Ground 14 VA+ 3 VD+ CS5461A 9 CIdiff VIN+ R3 R2 R1 R4 17 PFMON 2 CPUCLK 1 XOUT 24 4.095 MHz Optional Clock Source 10 1kΩ VIN16 IIN+ XIN R I+ RESET C Idiff 19 RBurden 1kΩ 15 R I- IIN- 12 VREFIN 11 VREFOUT AGND 7 CS 23 SDI 6 SDO 5 SCLK 20 INT E2 E1 22 21 Serial Data Interface 0.1 µF 13 DGND 4 Mech. Counter or Stepper Motor Figure 17. Typical Connection Diagram (Single-phase, 3-wire) 40 DS661F2 CS5461A 5 kΩ L2 1 kΩ 500 Ω 470 µF 0.1 µF 10 Ω 0.1 µF 10 kΩ 240 VAC L1 235 nF 14 VA+ 3 VD+ CS5461A 9 CV+ VIN+ R1 R2 R V- 17 PFMON 2 CPUCLK 1 XOUT 24 CI+ CVdiff 4.096 MHz Optional Clock Source 10 16 1kΩ VINIIN+ XIN R I+ ISOLATION CIdiff RBurden 1kΩ RESET CS SDI SDO IIN- 19 7 23 6 5 20 22 21 15 R I- Serial Data Interface 12 VREFIN 11 VREFOUT AGND 13 SCLK INT E2 E1 0.1 µF DGND 4 Note: Indicates common (floating) return. Mech. Counter or Stepper Motor Figure 18. Typical Connection Diagram (Single-phase, 3-wire – No Neutral Available) DS661F2 41 CS5461A 10.PACKAGE DIMENSIONS 24L SSOP PACKAGE DRAWING N D E11 A2 A1 SEATING PLANE E A ∝ L e b2 SIDE VIEW END VIEW 12 3 TOP VIEW DIM A A1 A2 b D E E1 e L ∝ MIN -0.002 0.064 0.009 0.311 0.291 0.197 0.022 0.025 0° INCHES NOM -0.006 0.068 -0.323 0.307 0.209 0.026 0.03 4° MAX 0.084 0.010 0.074 0.015 0.335 0.323 0.220 0.030 0.041 8° MIN -0.05 1.62 0.22 7.90 7.40 5.00 0.55 0.63 0° MILLIMETERS NOM -0.13 1.73 -8.20 7.80 5.30 0.65 0.75 4° NOTE MAX 2.13 0.25 1.88 0.38 8.50 8.20 5.60 0.75 1.03 8° 2,3 1 1 JEDEC #: MO-150 Controlling Dimension is Millimeters. Notes: 3. “D” and “E1” are reference datums and do not included mold flash or protrusions, but do include mold mismatch and are measured at the parting line, mold flash or protrusions shall not exceed 0.20 mm per side. Dimension “b” does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.13 mm total in excess of “b” dimension at maximum material condition. Dambar intrusion shall not reduce dimension “b” by more than 0.07 mm at least material condition. 5. These dimensions apply to the flat section of the lead between 0.10 and 0.25 mm from lead tips. 4. 42 DS661F2 CS5461A 11. ORDERING INFORMATION Model Temperature Package CS5461A-IS CS5461A-ISZ (lead free) -40 to +85 °C 24-pin SSOP 12. ENVIRONMENTAL, MANUFACTURING, & HANDLING INFORMATION Model Number Peak Reflow Temp 240 °C 260 °C MSL Rating* 2 3 Max Floor Life 365 Days 7 Days CS5461A-IS CS5461A-ISZ (lead free) * MSL (Moisture Sensitivity Level) as specified by IPC/JEDEC J-STD-020. DS661F2 43 CS5461A 13. REVISION HISTORY Revision A1 PP1 F1 F2 Date DEC 2004 FEB 2005 AUG 2005 APR 2008 Advance Release Initial Preliminary Release Final version Updated with most-recent characterization data. MSL data added. Added LoadIntv, LoadMin, & PulseWidth registers. Added APF function. Changes Contacting Cirrus Logic Support For all product questions and inquiries contact a Cirrus Logic Sales Representative. To find the one nearest to you go to www.cirrus.com IMPORTANT NOTICE Cirrus Logic, Inc. and its subsidiaries (“Cirrus”) believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided “AS IS” without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES. Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners. SPI is a trademark of Motorola, Inc. Microwire is a trademark of National Semiconductor Corporation. 44 DS661F2