CMX615P3

CMX615 Digital Line to POTS Interface D/615/4 December 1999 Provisional Issue Features • Pre-Programmed Tone Generators • Fully Integrated DTMF Encoder • SPM Generator • Simple Serial Control Interface • ‘Zero-Power’ (1µA) Standby Mode • 3.58MHz Xtal/Clock • V23/Bell 202 FSK Generator • Digital Ringing Voltage Generator Applications • Digital Line to POTS Interface • Subscriber Terminal Adapters • Wireless Local Loop • Computer Telephony Integration • Telephone/Radio Patch Systems • Pair Gain Systems • Billing/SPM Systems 1.1 Brief Description The CMX615 is an integrated telecom tone generator and DTMF encoder designed for ISDN interfaces, Wireless Local Loop and Analogue to Digital Phone Conversion systems. The tone generator covers an extensive range of pre-programmed tones used in analogue phone systems (POTS). Three outputs are provided: ‘Ringing signals’, ‘In-band tones or FSK data’, and ‘12kHz/16kHz Metering pulses’. Simple software control facilitates the interface to a wide range of commonly used µCs and SLICs, enabling a comprehensive analogue telephone line presentation. The DTMF encoder generates the appropriate DTMF tones for the POTS interface. DTMF tone pairs can be encoded along with each tone singly or with other dual tone signals, such as those used in CIDCW systems and ‘On Hook’ signalling systems. Other tone standards supported are: Fax and Modem ‘answer’ and ‘originate’, ITU (CCITT) ‘R1’ and ‘R2’ signals, and sufficient tones for simple melody generation. Communication to and from the host µController is performed by a ‘C-BUS’ serial interface, which is compatible with the ‘SPI’ interface. © 1999 Consumer Microcircuits Limited Digital Line to POTS Interface CMX615 CONTENTS Section Page 1.1 Brief Description.........................................................................................1 1.2 Block Diagram ............................................................................................3 1.3 Signal List ...................................................................................................4 1.4 External Components.................................................................................6 1.5 General Description....................................................................................7 1.5.1 Xtal Osc and Clock Dividers .......................................................7 1.5.2 Uncommitted Amplifier ...............................................................7 1.5.3 Tone/FSK Encoder and Tone Encoder ......................................7 1.5.4 SPM Generator ..........................................................................10 1.5.5 Transmit Operator .....................................................................10 1.5.6 Tx UART.....................................................................................10 1.5.7 ‘C-BUS’ Interface .......................................................................11 1.5.8 ‘C-BUS’ Registers......................................................................13 1.6 Application Notes .....................................................................................14 1.6.1 ‘Telecom Tones .........................................................................14 1.6.2 ‘C-BUS Timing ...........................................................................17 1.7 Performance Specification.......................................................................21 1.7.1 Electrical Performance..............................................................21 1.7.2 Packaging ..................................................................................25 © 1999 Consumer Microcircuits Limited 2 D/615/4 Digital Line to POTS Interface CMX615 1.2 Block Diagram Figure 1 Block Diagram © 1999 Consumer Microcircuits Limited 3 D/615/4 Digital Line to POTS Interface CMX615 1.3 Signal List CMX615 D4/P3 Pin No. 1 Signal Name XTALN Type O/P The output of the on-chip Xtal oscillator inverter. The input to the oscillator inverter from the Xtal circuit or external clock source. The ‘C-BUS’ serial clock input from the host µC. See section 1.5.8 The ‘C-BUS’ serial data input from the host µC. A 3-state ‘C-BUS’ serial data output to the host µC. This output is high impedance when not sending data to the host µC. The ‘C-BUS’ transfer control input provided by the host µC. A ‘wire-ORable’ output for connection to a host µC Interrupt Request input. This output is pulled down to VSS when active and is high impedance when inactive. An external pullup resistor is required. The negative supply rail (ground). The sinewave output of the Tones and FSK signal generators. The sinewave output of the SPM signal generator. Description 2 XTAL/CLOCK I/P 3 SERCK I/P 4 COMDATA I/P 5 REPDATA T/S 6 CSN I/P 7 IRQN O/P 8 9 VSS TONEFSK Power O/P 10 SPM O/P © 1999 Consumer Microcircuits Limited 4 D/615/4 Digital Line to POTS Interface CMX615 CMX615 D4/P3 Pin No. 11 Signal Description Name VBIAS Type O/P An internally generated bias voltage of VDD/2, except when the device is in ‘Zero Power’ mode when VBIAS will discharge to VSS. It should be decoupled to VSS by a capacitor mounted close to the device pins. The non-inverting input to the uncommitted amplifier. The inverting input to the uncommitted amplifier. The output of the uncommitted amplifier. The squarewave output of the Ringing Signal generator. The positive supply rail. Levels within the device are proportional to this voltage. It should be decoupled to VSS by a capacitor mounted close to the device pins. 12 OPPIN I/P 13 14 15 OPNIN OPOUT RING I/P O/P O/P 16 VDD Power Notes: I/P O/P T/S = = = Input Output 3-state Output It is recommended that the printed circuit board is laid out with a ground plane in the CMX615 area to provide a low impedance connection between the VSS pin and the VDD and VBIAS decoupling capacitors. © 1999 Consumer Microcircuits Limited 5 D/615/4 Digital Line to POTS Interface CMX615 1.4 External Components Figure 2 Recommended External Components R1 X1 100kW 3.579545 MHz C1, C2 C3, C4 18pF 1.0µF Resistors ±5%, capacitors ±10% unless otherwise stated. © 1999 Consumer Microcircuits Limited 6 D/615/4 Digital Line to POTS Interface CMX615 1.5 General Description The CMX615 is a telecom tone generator and DTMF tone encoder. It has separate output ports for the three different classes of signals encoded. These include Ringing signal, In-band tones or FSK data at 1200bps and High frequency metering pulses (SPM tones). It has a transmit level attenuator for In-band tones or FSK data and an envelope control for SPM tones. It also has an uncommitted amplifier and uses the industry standard 3.58MHz Xtal for its oscillator. These functions are controlled over a ‘C-BUS‘ serial µC interface, which also carries the transmit FSK data. The CMX615 may be powersaved into ‘Zero-Power’ mode for minimum power consumption by issuing a ‘C-BUS’ RESET command. Individual functions may be powersaved by the use of bits 6 and 7 in the SETUP Register. Not powersaving the Tx Powersave (set bit 6 of the SETUP Register to ‘1’) will take the Tx functions (tone/FSK encoding, DTMF, SPM and Ringing signal generation) out of powersave. Not powersaving the Uncommitted Amplifier (Set bit 7 of the SETUP Register to ‘1’) will take the amplifier out of powersave. Approximately 50ms should be allowed for the Tx dc level to settle at VBIAS before enabling the Tx functions (set bit 6 of the MODE Register to ‘1’). 1.5.1 Xtal Osc and Clock Dividers Frequency and timing accuracy of the CMX615 is determined by a 3.579545MHz clock present at the XTAL/CLOCK pin. This may be generated by the on-chip oscillator inverter using the external components C1, C2 and X1 of Figure 2, or may be supplied from an external source to the XTAL/CLOCK input. If the clock is supplied from an external source, C1, C2 and X1 should not be fitted. The on-chip oscillator is turned off in the 'Zero-Power' mode. If the clock is provided by an external source which is not always running, then the 'Zero-Power' mode must be set when the clock is not available. Failure to observe this rule may cause a rise in the supply current drawn by CMX615. 1.5.2 Uncommitted Amplifier This amplifier, with suitable external components, can be used for adjusting the transmit signal level (for the line hybrid). 1.5.3 Tone/FSK Encoder and Tone Encoder When bit 5 of the MODE Register is set to ‘1’ then these blocks generate FSK signals as determined by bit 0 of the SETUP Register and the Tx data bits from the UART block, as shown in the table below: SETUP Register Bit 0 0 1 Tone/FSK Generator V23 1200bps FSK Bell 202 1200bps FSK FSK Signal Frequency ‘0’ (Space) 2100Hz 2200Hz FSK Signal Frequency ‘1’ (Mark) 1300Hz 1200Hz When bit 5 of the MODE Register is set to ‘0’, these blocks generate single or dual tones from the range shown in the tables on the following pages. Bit 6 of the MODE Register is then used to enable or disable the block’s output to the Tx Signal Control, RING and TONEFSK outputs. There are four tone fields addressed by bits 0 and 1 of the MODE Register. © 1999 Consumer Microcircuits Limited 7 D/615/4 Digital Line to POTS Interface CMX615 Tone Field 0, MODE Register bit 1 and bit 0 = ‘0’ and ‘0’ respectively. TX TONES Register Bits D7 D6 D5 0 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 1 0 0 1 1 0 1 1 1 0 0 1 0 0 1 0 1 1 0 1 1 1 0 1 1 0 1 1 1 1 1 1 4-7 D4 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Frequency (Hz) 0 = OFF 252.4 268.7 285.3 315.5 330.5 375.2 404.3 468.0 495.8 520.6 548.0 562.8 578.4 595.0 612.5 TX TONES Register Bits D3 D2 D1 0 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 1 0 0 1 1 0 1 1 1 0 0 1 0 0 1 0 1 1 0 1 1 1 0 1 1 0 1 1 1 1 1 1 0-3 D0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Frequency (Hz) 0 = OFF * 17.1 * 20.5 * 24.9 * 34.1 * 41.0 * 51.2 262.9 293.6 348.2 392.6 1600 1633 1827 587.2 NOTE: * These outputs are routed to the RING digital output instead of the TONEFSK output. Any single tone output level at TONEFSK output is 0dBm. Tone Field 1, MODE Register bit 1 and bit 0 = ‘0’ and ‘1’ respectively TX TONES Register Bits 4-7 D7 D6 D5 D4 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 0 0 1 0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 Frequency (Hz) 0 = OFF 120 150 154 250 300 350 360 367 375 380 383 400 450 475 480 TX TONES Register Bits 0-3 D3 D2 D1 D0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 0 0 1 0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 Frequency (Hz) 0 = OFF 330 416 420 425 433 440 450 460 480 500 600 620 720 930 - © 1999 Consumer Microcircuits Limited 8 D/615/4 Digital Line to POTS Interface CMX615 Tone Field 2, MODE Register bit 1 and bit 0 = ‘1’ and ‘0’ respectively TX TONES Register Bits D7 D6 D5 0 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 1 0 0 1 1 0 1 1 1 0 0 1 0 0 1 0 1 1 0 1 1 1 0 1 1 0 1 1 1 1 1 1 4-7 D4 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Frequency (Hz) 0 = OFF 700 900 1100 1300 1500 1700 950 1400 1800 2130 697 770 852 941 TX TONES Register Bits D3 D2 D1 0 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 1 0 0 1 1 0 1 1 1 0 0 1 0 0 1 0 1 1 0 1 1 1 0 1 1 0 1 1 1 1 1 1 0-3 D0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Frequency (Hz) 0 = OFF 700 900 1100 1300 1500 1700 2100 2225 2750 1209 1336 1477 1633 Tone Field 3, MODE Register bit 1 and bit 0 = ‘1’ and ‘1’ respectively TX TONES Register Bits D7 D6 D5 0 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 1 0 0 1 1 0 1 1 1 0 0 1 0 0 1 0 1 1 0 1 1 1 0 1 1 0 1 1 1 1 1 1 4-7 D4 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Frequency (Hz) 0 = OFF 540 660 780 900 1020 1140 1380 1500 1620 1740 1860 1980 TX TONES Register Bits D3 D2 D1 0 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 1 0 0 1 1 0 1 1 1 0 0 1 0 0 1 0 1 1 0 1 1 1 0 1 1 0 1 1 1 1 1 1 0-3 D0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Frequency (Hz) 0 = OFF 540 660 780 900 1020 1140 1380 1500 1620 1740 1860 1980 - © 1999 Consumer Microcircuits Limited 9 D/615/4 Digital Line to POTS Interface CMX615 1.5.4 SPM Generator This block operates independently and has its own output pin. It can transmit 12kHz or 16kHz and is controlled by bit 4 of the SETUP Register. Bit 7 of the MODE Register is used to enable or disable this block. The signal has a rise and fall time each of about 4.5ms. The SPM signal rises from the bias level to 0dBm in 16 steps of »2dB magnitude, and falls from 0dBm to bias level in 16 steps of »2dB magnitude. 1.5.5 Transmit Signal Control This block adjusts the amplitude of the FSK transmit signal output level, the level skew between DTMF tones and the signal routing to the output ports. Output signal levels are proportional to VDD. The nominal output signal levels (at 0dB attenuation and VDD = 5.0V) are: Single Tone Dual Tone (per tone) DTMF High Frequency Tone DTMF Low Frequency Tone FSK Signal 0dBm -3dBm -3dBm -5dBm 0dBm The RING signal is digital: a square wave with amplitude of ≈ VDD peak to peak. When the RING signal is not selected, the RING output pin is connected to VSS. The level attenuator provides for level adjustment from 0dB to -14dB in -2dB steps. The typical level is determined by bits 2 to 4 of the MODE Register as shown in the table below: MODE Register Bit 4 Bit 3 0 0 0 0 0 1 0 1 1 0 1 0 1 1 1 1 1.5.6 Tx UART Signal Level Adjustment (dB) 0 -2 -4 -6 -8 -10 -12 -14 Bit 2 0 1 0 1 0 1 0 1 This block connects the µC, via the ‘C-BUS’ interface, to the FSK Encoder. The block can be programmed to convert transmit data from 8-bit bytes to asynchronous data characters by adding Start and Stop bits. The transmit data is then passed to the FSK Encoder. Data to be transmitted should be loaded by the µC into the TX DATA Register when the Tx Data Ready bit (bit 6) of the STATUS Register goes high. It will then be treated by the Tx UART block in one of two ways, depending on the setting of bit 1 of the SETUP Register: If bit 1 of the SETUP Register is ‘0’ (Tx Sync mode) then the 8 bits from the TX DATA Register will be transmitted sequentially at 1200bps, lsb (D0) first. If bit 1 of the SETUP Register is ‘1’ (Tx Async mode) then bits will be transmitted as asynchronous data characters at 1200 bps according to the following format: © 1999 Consumer Microcircuits Limited 10 D/615/4 Digital Line to POTS Interface CMX615 One Start bit (Space) Eight Data bits (D0-D7) from the TX DATA Register, with the lsb (D0) transmitted first One Stop bit (Mark) Failure to load the TX DATA Register with a new value when required will result in bit 7 (Tx Data Underflow) of the STATUS Register being set to ‘1’. If the ‘Tx Async’ mode of operation is selected then a continuous Mark (‘1’) signal will be transmitted until a new value is loaded into TX DATA. If the ‘Tx Sync’ mode is selected then the byte already in the TX DATA Register will be re-transmitted. Figure 3a Async mode Figure 3b Sync mode 1.5.7 ‘C-BUS’ Interface This block provides for the transfer of data and control or status information between the CMX615’s internal registers and the µC over the ‘C-BUS’ serial bus. Each transaction consists of a single Register Address byte sent from the µC which may be followed by a single data byte sent from the µC to be written into one of the CMX615’s Write Only Registers, or a single byte of data read out from one of the CMX615’s Read Only Registers, as illustrated in Figure 4. Data sent from the µC on the Command Data (COMDATA) line is clocked into the CMX615 on the rising edge of the Serial Clock (SERCK) input. Reply Data (REPDATA) sent from the CMX615 to the µC is valid when the Serial Clock is high. The interface is compatible with the most common µC serial interfaces such as SCI, SPI and Microwire, and may also be easily implemented with general purpose µC I/O pins controlled by a simple software routine. See Figure 8 for detailed ‘C-BUS’ timing requirements. © 1999 Consumer Microcircuits Limited 11 D/615/4 Digital Line to POTS Interface CMX615 Figure 4 ‘C-BUS’ Transactions © 1999 Consumer Microcircuits Limited 12 D/615/4 Digital Line to POTS Interface CMX615 1.5.8 ‘C-BUS’ Registers Write Only Registers Command Data Byte (Bits 7 - 0) 5 4 3 N/A Reserved set to 0 N/A SPM: 0 = 12kHz 1 = 16kHz N/A Reserved set to 0 Addr. $01 $D0 Register RESET SETUP 7 N/A Uncommitted Amplifier: 0 = Powersave 1 = Not Powersave SPM O/P: 0 = Disable 1 = Enable D7 D7 6 N/A Tx Powersave: 0 = Powersave 1 = Not Powersave Tone/FSK: 0 = Disable 1 = Enable D6 D6 2 N/A Reserved set to 0 1 0 $D1 $D3 $D4 MODE TX DATA TX TONES Tone/FSK: 0 = Tone 1 = FSK D5 D5 Tx Level: (msb) D4 D4 Tx Level: Tx Level: (lsb) D2 D2 D3 D3 N/A N/A FSK mode: FSK 0 = Sync mode: 1 = Async 0 = V23 1 = Bell 202 Tone Tone Fields: Fields: (msb) (lsb) D1 D0 D1 D0 Read Only Registers Reply Data Byte (Bits 7 - 0) 4 3 Reserved set to 0 Reserved set to 0 Addr. Register $DF STATUS 7 FSK Mode: FSK Tx Data Underflow 6 5 2 Reserved set to 0 1 Reserved set to 0 0 Reserved set to 0 FSK Mode: Reserved FSK Tx set to 0 Data Ready Notes: 1. Accessing the RESET Register over the ‘C-BUS’ clears all of the bits in the SETUP, MODE, TX DATA, TX TONES and STATUS registers. This will set the device into the Zero Power mode. Note that this is a single-byte ‘C-BUS’ transaction consisting solely of the address byte value $01. 2. If any of bits 6 or 7 of the STATUS Register is ‘1’ then the IRQN output will be pulled low. 3. Reading the STATUS Register clears the IRQN output. Bits 6 and 7 of the STATUS Register are cleared on writing to the TX DATA Register. © 1999 Consumer Microcircuits Limited 13 D/615/4 Digital Line to POTS Interface CMX615 1.6 Application Notes When using the Tone/FSK bit (bit 6) of the MODE Register, each tone starts from VBIAS, and returns to VBIAS before ending: Figure 5 Tone Starting and Stopping When switching between tones in the same column (bits 4 - 7 or bits 0 - 3) of the TX TONES Register), the transition will be phase continuous. However, switching to the “OFF” state will immediately take the output of that tone generator to VBIAS. Figure 6 Tone Changing TX TONES Register decodes which do not have a frequency allocated are indicated by a dash (-) in the Tone Field tables. These values should not be used. 1.6.1 ‘Telecom Tones The following tables give the hex codes to be programmed into the particular tone field location for various telecommunications systems applications. The tables are not exhaustive, but list the more commonly used tones. Ringing Signals (f +-2.5%) (Hz) Off 16.7 20 25 35 40 50 Field 0 (Hex) $00 $01 $02 $03 $04 $05 $06 © 1999 Consumer Microcircuits Limited 14 D/615/4 Digital Line to POTS Interface CMX615 On Hook ‘CPE Alert Tones Single Tone (Hz) 375.2 404.3 468 495.8 520.6 548 562.8 578.4 1633 Field 0 (Hex) $60 $70 $80 $90 $A0 $B0 $C0 $D0 $0D Dual Tone (Hz) 375.2+1827 404.3+1827 468+1827 495.8+1827 520.6+1827 548+1827 562.8+1827 578.4+1827 Field 0 (Hex) $6E £7E $8E $9E $AE $BE $CE $DE NYNEX (MRAA) - AMR Alert Tones (Single Tone) Group A (Hz) 252.4 268.7 285.3 315.5 330.5 375.2 Field 0 (Hex) $10 $20 $30 $40 $50 $60 Group B (Hz) 468 495.8 520.6 562.8 595 612.5 Field 0 (Hex) $80 $90 $A0 $C0 $E0 $F0 Single Frequency Call Progress Tones Field 1 (Hex) $00 $10 $20 $30 $40 $50 $60 $C0 $04 $06 $07 $09 $0A $0B $0C (Hz) Off 120 150 154 250 300 350 400 425 440 450 480 500 600 620 © 1999 Consumer Microcircuits Limited 15 D/615/4 Digital Line to POTS Interface CMX615 Dual Frequency Call Progress Tones Additive Mixing Field 1 (Hex) $00 $66 $F6 $FC $C4 $C7 $D4 $F4 $1C $27 Multiplicative Mixing (Hz) Off 350+440 440+480 480+620 400+425 400+450 425+450 425+480 120+620 150+450 (Hz) 400*16.2 400*20 400*25 400*33 400*40 400*50 450*25 600*120 Field 1 (Hex) $B2 $A3 $94 $85 $76 $67 $E4 $FD Dual Tone Multi Frequency Generation (Hz) Off 941+1633 697+1209 697+1336 697+1477 770+1209 770+1336 770+1477 852+1209 852+1336 852+1477 941+1336 941+1209 941+1477 697+1633 770+1633 852+1633 Field 2 (Hex) $00 $FF $CC $CD $CE $DC $DD $DE $EC $ED $EE $FD $FC $FE $CF $DF $EF Special Information Tones, Fax and Modem Tones and Customer Premises Alert Tones (Hz) Off 950 1100 1300 1400 1800 2100 2225 2130+2750 Field 2 (Hex) $00 $80 $30 $40 $90 $A0 $08 $09 $BB © 1999 Consumer Microcircuits Limited 16 D/615/4 Digital Line to POTS Interface CMX615 CCITT ‘R1’ Signalling Tones Field 2 (Hex) $12 $13 $23 $14 $24 $34 $15 $25 $35 $45 $16 $26 $36 $46 $56 (Hz) 700+900 700+1100 900+1100 700+1300 900+1300 1100+1300 700+1500 900+1500 1100+1500 1300+1500 700+1700 900+1700 1100+1700 1300+1700 1500+1700 CCITT ‘R2’ Signalling Tones Forward mode (Hz) Off 1380+1500 1380+1620 1500+1620 1380+1740 1500+1740 1620+1740 1380+1860 1500+1860 1620+1860 1740+1860 1380+1980 1500+1980 1620+1980 1740+1980 1860+1980 1.6.2 Backward mode Field 3 (Hex) $00 $89 $8A $9A $8B $9B $AB $8C $9C $AC $BC $8D $9D $AD $BD $CD (Hz) Off 1140+1020 1140+900 1020+900 1140+780 1020+780 900+780 1140+660 1020+660 900+660 780+660 1140+540 1020+540 900+540 780+540 660+540 Field 3 (Hex) $00 $65 $64 $54 $63 $53 $43 $62 $52 $42 $32 $61 $51 $41 $31 $21 ‘C-BUS Timing The relationship between bytes loaded onto the C-BUS and the transmission of FSK bytes is shown diagrammatically in Figures 7a, 7b and 7c. There are many ways in which the C-BUS can be used to program a device and three suggestions (one for asynchronous FSK - Figure 7a - and two for synchronous FSK -Figures 7b and 7c) are shown here, together with typical timings. Please note that the C-BUS timing is not shown to the same scale as the FSK output (it has been magnified by at least 20 times to make it visible on the same scale). © 1999 Consumer Microcircuits Limited 17 D/615/4 Digital Line to POTS Interface CMX615 Figure 7a ASYNC mode after General Reset © 1999 Consumer Microcircuits Limited 18 D/615/4 Digital Line to POTS Interface CMX615 Figure 7b SYNC mode after General Reset © 1999 Consumer Microcircuits Limited 19 D/615/4 Digital Line to POTS Interface CMX615 Figure 7c SYNC mode after General Reset (using alternative order of commands) © 1999 Consumer Microcircuits Limited 20 D/615/4 Digital Line to POTS Interface CMX615 1.7 1.7.1 Performance Specification Electrical Performance 1.7.1.1 Absolute Maximum Ratings Exceeding these maximum ratings can result in damage to the device. Min. -0.3 -0.3 -50 -20 Max. 7.0 VDD + 0.3 +50 +20 Unit V V mA mA Supply (VDD - VSS) Voltage on any pin to VSS Current into or out of VDD and VSS pins Current into or out of any other pin D4/P3 Package Total Allowable Power Dissipation at Tamb = 25°C ... Derating Storage Temperature Operating Temperature Min. -55 -40 Max. 800 13 +125 +85 Unit mW mW/°C °C °C 1.7.1.2 Operating Limits Correct operation of the device outside these limits is not implied. Notes Supply (VDD - VSS) Operating Temperature Xtal Frequency Notes: Min. 2.7 -40 3.575965 Max. 5.5 +85 3.583125 Unit V °C MHz 1 1. A Xtal frequency of 3.579545MHz ±0.1% is required for correct operation. © 1999 Consumer Microcircuits Limited 21 D/615/4 Digital Line to POTS Interface CMX615 1.7.1.3 Operating Characteristics For the following conditions unless otherwise specified: VDD = 2.7V at Tamb = 25°C and VDD = 3.0V to 5.5V at Tamb = -40 to +85°C, Xtal Frequency = 3.579545MHz ± 0.1% 0dBm corresponds to 775mVrms. Notes Min. Typ. DC Parameters Zero-Power Mode OpAmp only Enabled, VDD = 5.0V OpAmp only Enabled, VDD = 3.3V All Enabled, VDD = 5.0V All Enabled, VDD = 3.3V Logic ‘1’ Input Level Logic ‘0’ Input Level Logic Input Leakage Current (Vin = 0 to VDD), (excluding XTAL/CLOCK input) Output Logic ‘1’ Level (IOH = 360µA) Output Logic ‘0’ Level (IOL = 360µA) IRQN O/P ‘Off State Current (VOUT = VDD) FSK Encoder and Tx UART Level at TONEFSK pin Twist (Mark level WRT Space level) Tx 1200bits/sec (V23 mode) Baud Rate (set by UART and Xtal frequency) Mark (Logical 1) Frequency Space (Logical 0) Frequency Tx 1200bits/sec (Bell 202 mode) Baud Rate (set by UART and Xtal frequency) Mark (Logical 1) Frequency Space (Logical 0) Frequency TONEFSK Signal Level Level at TONEFSK pin for: Single tone Dual tone (per tone) DTMF High Frequency Group DTMF Low Frequency Group Output Impedance Tone frequency resolution Tone output distortion Notes: IDD 1, 2 1 1 1 1 3 3 3 70% -1.0 VDD-0.4 Notes 4 Min. -1.0 -2.0 1194 1297 2097 1194 1197 2197 Notes 4 4 4 4 Min. -1.0 -4.0 -4.0 -6.0 -2.0