0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
FX623P

FX623P

  • 厂商:

    CMLMICRO(CML Microcircuits)

  • 封装:

  • 描述:

    FX623P - Call Progress Tone Decoder - CML Microcircuits

  • 数据手册
  • 价格&库存
FX623P 数据手册
CML Semiconductor Products PRODUCT INFORMATION FX623 Features Call Progress Tone Decoder Publication D/623/3 July 1994 Provisional Issue Measures Call Progress Tone Frequencies [‘Busy’, ‘Dial’, ‘Fax-Tone’ etc.] Telephone, PABX, Fax and Dial-Up Modem Applications Low-Power Requirement (600µA at 3.3 Volts TYP) for Line-Powered Applications Custom Tone Decoder [13 Call-Progress Frequencies Recognized] Operates to a 3.579545MHz Telephone System Clock Operates Under Simple Logic or µProcessor System Control VDD SIGNAL IN DIGITAL FILTER LIMITER MEASUREMENT AND DECODE V SS CHIP SELECT XTAL/CLOCK XTAL/CLOCK OSCILLATOR Clocks Clocks DATA CHANGE XTAL HOLD DATA OUTPUTS CONTROL CIRCUITRY TIMER OUTPUT LATCHES Q0 Q1 Q2 Q3 FX623 PURS IRQ Fig.1 Functional Block Diagram Brief Description The FX623 is a low-power decoding microcircuit that measures the frequency of telephone system call progress tones. With progress signals input from the telephone line, this single-chip product is programmed to recognize up to thirteen of the World's most commonly used call-progress frequencies, analyze signal quality and present the measured result as a 4-bit parallel data word at the tri-state Data Output. Using the parallel information from the FX623, the host system suitably configured, can recognize such call progress information as: ‘Dial’, ‘Busy’, ‘Number Unobtainable’, ‘Ringing’ and Fax/Modem system signals. This information can then be employed in telephone applications (simple or complex) to control telephone operations. The data output will require a suitable software format to analyze the frequency information from the FX623. Requiring only a single 3.0[MIN] volt power supply, the FX623 may be line-powered and will operate under simple logic or system µProcessor control using the 'Data-Change, 'Hold' and 'Chip-Select' functions. The FX623, whose small size and low power consumption makes it ideal for remote applications, requires a 3.579545MHz telephone system clock or Xtal input, is available in a 16-pin plastic DIL package. Pin Number FX623P 1 2 3 4 5 Q3: Q2: Q1: Q0: Function Data Outputs: A 4-bit parallel data word, forming a HEX character representing the decoded tone frequency. This word is output after a successful decode. Table 1 details the Hex character output codes for the relevant decoded tone frequencies. Upon power-up this output is set to ‘EH’, but no Data Change pulse generated. These are tri-state outputs. VDD: Positive supply rail. A minimum supply voltage of 3.0 volts is required. Levels and voltages within this decoder are dependent upon this supply. Signal In: The composite audio input. Signals to this pin should be a.c. coupled. The d.c. bias of the limiter section is set internally; this pin should not be loaded with any other circuitry. No internal connection. Leave open circuit. Xtal: The output of the on-chip clock oscillator inverter. No internal connection. Leave open circuit. Xtal/Clock: The input to the clock oscillator inverter. A 3.579545MHz Xtal or externally derived clock should be connected here (see Figure 2). VSS: Negative supply rail (GND). Hold: An input to control the Output Latch condition; employed in combination with the Data Change output to facilitate, if required, Interrupt and/or handshake operations with a µProcessor. With Hold placed “Low”, with a tone input, the Data Change output will be held “High” at the next data change, and the current output code is locked in the Output Latches regardless of any changes to the input signal. The output code remains as held until this input is returned “High” (see Figure 3). Whilst this input is “High” the output data, Q0 - Q3, cycles normally with the input audio. This pin has an internal 1.0MΩ pullup resistor. PURS: Power-Up ReSet. To reset internal circuitry at power-up; a logic “1” level is required at this pin for a duration of at least 2.5mS after the Xtal/Clock input and full VDD levels are applied. The component configuration shown in Figure 2 is recommended; for slow-rising power supplies the time constant of components should be increased accordingly. IRQ: Interrupt Request. An output for µProcessor operation; normally “High” this output is latched “Low” when an internal data change occurs if the Chip Select input is “High”. This output is reset (“High”) the when Chip Select line is taken “Low”. To permit “wire-OR” connection with other peripherals, this output has a low-impedance when “Low” and a high-impedance when “High”. CS: Chip Select- A controlling function. When held “High” the Data Outputs Q0, Q1, Q2 and Q3 and the Data Change output are disabled. When taken “Low” the Data Outputs Q0, Q1, Q2 and Q3 and the Data Change output are enabled; the Interrupt Request (IRQ) is reset (“High”) when CS is taken “Low”. See Figures 3 and 4. Data Change: A positive-going pulse is generated at this output when the data changes (Tone or NOTONE). New tone-data is presented to the Q0, Q1, Q2 and Q3 Data Outputs if the Hold input is set “High”. This is a tri-state output. 2 6 7 8 9 10 11 12 13 14 15 16 Application Information VDD C5 VSS Q3 DATA OUTPUTS A HEX Code Output representing the decoded tone frequency See Table 1 1 2 3 4 VDD 16 15 14 DATA CHANGE CS IRQ PURS HOLD VSS XTAL/CLOCK R1 C1 Q2 Q1 Q0 FX623P 13 12 11 10 9 5 6 7 COMPOSITE SIGNAL IN SIGNAL IN C2 XTAL 8 X1 C3 VSS R2 C4 Fig.2 Recommended External Components Hex Output Code Character Q3 Q2 Q1 Q0 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Band Edges (Hz) Nominal Lower Upper Centre Edge Edge Freq. 364 488 520 580 386 412 436 463 900 1273 1350 1750 2062 386 520 580 618 412 436 463 487 1008 1325 1455 1855 2140 Component R1 R2 C1 C2 C3 C4 C5 X1 Tolerances R = ±10% Value 1.0MΩ 1.0MΩ 47.0nF 4.7nF 33.0pF 33.0pF 1.0µF 3.579545MHz C = ±20% 375 500 550 600 400 425 450 475 950 1300 1400 1800 2100 frequency not guaranteed frequency not guaranteed NOTONE Table 1 Tone Decode Frequencies Timing Information With CS Low - Figure 3. After initial power-up and the Hold input inactive (High), as frequencies are input, with the Data Change output as an active (High) indicator, the data is presented at the Data Outputs. If/when the Hold input is placed active (Low), the data at the Data Outputs is frozen and the Data Change output held High at its next active excursion until the Hold input is returned High. 3 With the Hold input held High - Figure 4. As frequencies are input a correct decode will produce an active (Low) interrupt level. This interrupt (IRQ) is serviced and reset by an active (Low) CS input. Note the ‘valid data’ period at the Data Outputs. Application Information Decoder Timing VDD t PURS PURS SIGNAL IN NOTONE Tone 1 Tone 2 Tone 3 Tone ’N’ NOTONE t DE OUTPUTS Q0 to Q3 t RESP ’N’ t NT t DC DATA CHANGE HOLD t HOLD t NORM t PUL Fig.3 Timing with the Chip Select Input Held “Low”; CS and IRQ are not used VDD t PURS PURS SIGNAL IN NOTONE Tone 1 OUTPUTS Q0 - Q3 (INTERNAL) DATA CHANGE E F 1 t RIRQ IRQ t IR CS t ACS DATA OUT Q0 - Q3 TRI-STATE VALID DATA (READ DATA) t HIZ TRI-STATE VALID DATA (READ DATA) Fig.4 Timing with the HOLD Input Held “High”; CS and IRQ are used 4 Specification Absolute Maximum Ratings Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied. Supply voltage -0.3 to 7.0V Input voltage at any pin (ref VSS = 0V) -0.3 to (VDD + 0.3V) Sink/source current (supply pins) +/- 30mA (other pins) +/- 20mA 800mW Max. Total device dissipation @ TAMB 25°C Derating 10mW/°C Storage temperature range: FX623P -40°C to +85°C (plastic) Operating Limits ...... Min. Max. Unit 3.0 5.5 V at 25°C Supply Voltage (VDD) Operating Temperature ...... -40 +85 °C All device characteristics are measured under the following conditions unless otherwise specified: VDD = 3.3V, TOP = -40 to +85 °C. Audio Level 0dB ref: = 775mVrms. Xtal/Clock Frequency = 3.579545MHz Characteristics Static Values Supply Current Input Logic “1” Input Logic “0” Output Logic “1” Output Logic “0” Impedance CS and PURS Input Hold Input Signal Input IRQ Output (logic “1”) IRQ Output (logic “0”) Q0 - Q3 & Data-Change Outputs (logic “1”) Q0 - Q3 & Data-Change Outputs (logic “0”) Q0 - Q3 & Data-Change Outputs (high Z) Dynamic Values Signal Input Range Decode Bandedge Tolerance Xtal Inverter Voltage Gain Input Impedance Output Impedance Decoder Timing - Figures 3 and 4 Power Up Reset Time tPURS Data 'E' Time tDE tRESP NOTONE to Tone Response Time Tone to NOTONE Response Time tNT Data to Data-Change Pulse Time tDC Data-Change Pulse Width tPUL Hold to Data-Change Rise Time tHOLD HOLD to Data-Change Fall Time tNORM IRQ Tone Response Time tRIRQ IRQ Reset Time tIR Data Access Time tACS CS High to Output Tri-State Time tHIZ See Note Min. 0.7 0.8 10.0 0.5 0.1 1.0 35.0 -1.0 20.0 10.0 2.5 31.0 0.625 63.0 - Typ. 0.6 30.0 175 0.7 175 - Max. 1.0 0.3 0.2 100 500 2.0 500 1,166 1.0 160 50.0 60.0 1.15 150 52.0 250 250 100 Unit mA %VDD %VDD %VDD %VDD MΩ MΩ MΩ kΩ Ω kΩ Ω MΩ mVrms % V/V MΩ kΩ ms ms ms ms ms ms µs µs ms ns ns ns 1 2, 5 3 27.0 1.25 29.0 - 4 4 Notes 1. 2. 3. 4. 5. This pin has an on-chip 1.0MΩ pullup resistor. An a.c. coupled sine or squarewave. See Table 1, Tone Decode Frequencies. Delay between the change of input (Tone/NOTONE) and the change at the Q0 - Q3 outputs. The signal input maximum value is determined by the formula VDD/2.83. 5 Package Outlines The FX623 is available in the package styles outlined below. Mechanical package diagrams and specifications are detailed in Section 10 of this document. Pin 1 identification marking is shown on the relevant diagram and pins on all package styles number anti-clockwise when viewed from the top. Handling Precautions The FX623 is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage. FX623P 16-pin plastic DIL (P3) NOT TO SCALE Max. Body Length Max. Body Width 20.57mm 6.60mm Ordering Information FX623P 16-pin plastic DIL (P3) CML does not assume any responsibility for the use of any circuitry described. No circuit patent licences are implied and CML reserves the right at any time without notice to change the said circuitry.
FX623P 价格&库存

很抱歉,暂时无法提供与“FX623P”相匹配的价格&库存,您可以联系我们找货

免费人工找货