0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
CTS100LVEL11TG

CTS100LVEL11TG

  • 厂商:

    CTS(西迪斯)

  • 封装:

    TSSOP8

  • 描述:

    IC CLOCK BUFFER 1:2

  • 数据手册
  • 价格&库存
CTS100LVEL11TG 数据手册
CTS100LVEL11 Not recommended for new designs LVPECL 1:2 Differential Fan-out Buffer MLP8, MSOP8, SOIC8 FEATURES BLOCK DIAGRAM 265ps Propagation Delay 5ps Skew Between Outputs Internal Input Pull-Down Resistors Direct Replace for ON Semi MC100LVEL11 and MC100EL11  RoHS Compliant Pb Free Packages     DESCRIPTION The CTS100LVEL11 is a differential 1:2 fan-out gate. The device is functionally similar to the E111 device but with higher performance capabilities. Having within-device skews and output transition times significantly improved over the E111, the CTS100LVEL11 is ideally suited for those applications that require the ultimate in AC performance. The differential inputs of the CTS100LVEL11 employ clamping circuitry to maintain stability under open input conditions. If the inputs are left open, the Q outputs will go LOW. The CTS100LVEL11 is a direct replacement for the ON Semi MC100LVEL11 and MC100EL11. ENGINEERING NOTES   800 700 Vout pp (mV) 600 500 400 300 200 100 0 0 200 400 600 800 1000 1200 1400 1600 1800 2000 Frequency (MHz) Typical Output Swing North Americas: +1-800-757-6686 • International: +1-508-435-6831 • Asia: +65-655-17551 • www.ctscorp.com/semiconductors Specifications are subject to change without notice. 1 RevB0215 CTS100LVEL11 Not recommended for new designs LVPECL 1:2 Differential Fan-out Buffer MLP8, MSOP8, SOIC8 ELECTRICAL SPECIFICATIONS Absolute Maximum Ratings are those values beyond which device life may be impaired. Symbol Characteristic Condition Rating Unit VCC PECL Power Supply VEE = 0V 0 to +8.0 V VI PECL Input Voltage VEE = 0V 0 to +6.0 V VEE ECL Power Supply VCC = 0V -8.0 to 0 V VI ECL Input Voltage VCC = 0V -6.0 to 0 V IOUT Output Current Continuous 50 Surge 100 TA Operating Temperature Range -40 to +85 °C mA TSTG Storage Temperature Range -65 to +150 °C ESDHBM Human Body Model 2500 V ESDMM Machine Model 200 V ESDCDM Charged Device Model 2500 V ECL DC Characteristics (VEE = -3.0V to -5.5V, VCC = GND) Symbol Characteristic Output HIGH Voltage1 Output LOW Voltage1 Input HIGH Voltage Input LOW Voltage Input LOW Current Input HIGH Current Power Supply Current VOH VOL VIH VIL IIL IIH IEE 1 -40 °C Min Typ 0 °C Max Min 25 °C 85 °C Typ Max Min Typ Max -955 -880 -1025 -955 -880 -1830 -1695 -1555 -1810 -1705 -1620 -1810 -1705 -1165 -880 -1165 -880 -1810 -1475 -1810 -1475 -150 -150 -1085 -1005 -880 -1025 150 22 31 23 31 Unit Typ Max -1025 -955 -880 mV -1620 -1810 -1705 -1620 mV -1165 -880 -1165 -880 mV -1810 -1475 -1810 -1475 mV -150 -150 150 Min µA 150 24 31 28 150 µA 34 mA Each output is terminated through a 50Ω resistor to VCC -2V. North Americas: +1-800-757-6686 • International: +1-508-435-6831 • Asia: +65-655-17551 • www.ctscorp.com/semiconductors Specifications are subject to change without notice. 2 RevB0215 CTS100LVEL11 Not recommended for new designs LVPECL 1:2 Differential Fan-out Buffer MLP8, MSOP8, SOIC8 LVPECL DC Characteristics (VEE = GND, VCC = +3.3V) Symbol Characteristic Output HIGH Voltage1 Output LOW Voltage1 Input HIGH Voltage Input LOW Voltage Input LOW Current Input HIGH Current Power Supply Current VOH VOL VIH VIL IIL IIH IEE 1 -40 °C 0 °C 25 °C 85 °C Unit Min Typ Max Min Typ Max Min Typ Max Min Typ Max 2215 2295 2420 2275 2345 2420 2275 2345 2420 2275 2345 2420 mV 1470 1605 1745 1490 1595 1680 1490 1595 1680 1490 1595 1680 mV 2135 2420 2135 2420 2135 2420 2135 2420 mV 1490 1825 1490 1825 1490 1825 1490 1825 mV -150 -150 -150 150 22 -150 150 31 23 µA 150 31 24 31 28 150 µA 34 mA Each output is terminated through a 50Ω resistor to VCC -2V. PECL DC Characteristics (VEE = GND, VCC = +5.0V) Symbol Characteristic Output HIGH Voltage1 Output LOW Voltage1 Input HIGH Voltage Input LOW Voltage Input LOW Current Input HIGH Current Power Supply Current VOH VOL VIH VIL IIL IIH IEE 1 -40 °C Min 0 °C Typ Max 3915 3995 85 °C Unit Typ Max Min Typ Max Min Typ Max 4120 3975 4045 4120 3975 4045 4120 3975 4045 4120 mV 3170 3305 3445 3190 3295 3380 3190 3295 3380 3190 3295 3380 mV 3835 4120 3835 4120 3835 4120 3835 4120 mV 3190 3525 3190 3525 3190 3525 3190 3525 mV -150 Min 25 °C -150 -150 150 22 31 -150 150 23 31 µA 150 24 31 28 150 µA 34 mA Each output is terminated through a 50Ω resistor to VCC -2V. North Americas: +1-800-757-6686 • International: +1-508-435-6831 • Asia: +65-655-17551 • www.ctscorp.com/semiconductors Specifications are subject to change without notice. 3 RevB0215 CTS100LVEL11 Not recommended for new designs LVPECL 1:2 Differential Fan-out Buffer MLP8, MSOP8, SOIC8 AC Characteristics (VEE = -3.0V to -5.5V, VCC = GND or VEE = GND, VCC = +3.0V to +5.0V) Symbol tPLH/tPHL tSKEW VPP VCMR tR/tF 1 2 3 Characteristic Propagation Delay to Output Duty Cycle Skew1 Within Device Skew2 Minimum Input Swing3 Common Mode Range4 Output Rise/Fall Times Q (20%-80%) Min -40 °C Typ Max 135 Min 0 °C Typ Max Min 25 °C Typ Max Min 85 °C Typ Max 185 260 335 190 265 340 215 310 365 ps 5 5 20 5 20 5 20 ps 5 5 20 5 20 5 20 ps 260 335 150 150 150 Unit 150 mV VEE +1.2 VCC -0.2 VEE +1.2 VCC -0.2 VEE +1.2 VCC -0.2 VEE +1.2 VCC -0.2 V 100 260 100 260 100 260 100 260 ps Within-device skew defined as identical transitions on similar paths through a device. Duty cycle skew is the difference between a tPLH and tPHL propagation delay through a device. VPP is the minimum peak-to-peak differential input swing for which AC parameters guaranteed. The device has a DC gain of 40. The VCMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between VPP (min) and 1V. Pin Description and Configuration Pin Assignments Type Input Pin 1 Name Q0 Function Data Input 2 Q0 Input Data Input 3 Q1 Input Data Input 4 Q1 Output Data Input 5 VEE Power Negative Supply 6 D Output Data Output 7 8 D VCC Output Power Data Output Positive Supply Pin Configuration for MLP8 & SOIC8/MSOP8 For MLP8, leave center bottom pad open or connect to VEE North Americas: +1-800-757-6686 • International: +1-508-435-6831 • Asia: +65-655-17551 • www.ctscorp.com/semiconductors Specifications are subject to change without notice. 4 RevB0215 CTS100LVEL11 LVPECL 1:2 Differential Fan-out Buffer Not recommended for new designs MLP8, MSOP8, SOIC8 PACKAGE DIMENSIONS North Americas: +1-800-757-6686 • International: +1-508-435-6831 • Asia: +65-655-17551 • www.ctscorp.com/semiconductors Specifications are subject to change without notice. 5 RevB0215 CTS100LVEL11 Not recommended for new designs LVPECL 1:2 Differential Fan-out Buffer MLP8, MSOP8, SOIC8 PACKAGE DIMENSIONS DIM  A  B  C  D  E  F  G  H  I  mm  MIN  MAX  3.81  3.99  4.80  4.98  1.27 BSC  0.10  0.25  1.37  1.68  0.36  0.48  0.25  0.19  0.25  0.41  0.86  PART ORDERING INFORMATION Part Number Package Marking CTS100LVEL11NG MLP8 L1G / YWW CTS100LVEL11DG SOIC8 CTS100G / LVEL11 / YYWW CTS100LVEL11TG MSOP8 HL11G / YYWW North Americas: +1-800-757-6686 • International: +1-508-435-6831 • Asia: +65-655-17551 • www.ctscorp.com/semiconductors Specifications are subject to change without notice. 6 RevB0215
CTS100LVEL11TG 价格&库存

很抱歉,暂时无法提供与“CTS100LVEL11TG”相匹配的价格&库存,您可以联系我们找货

免费人工找货