rev. rev. page date 1 of 4
06/2010
PART NUMBER: VESD2-SIP
DESCRIPTION: dc-dc converter
description
Designed to convert fixed voltages into an isolated voltage, the VESD2-SIP series is well suited for providing board-mount local supplies in a wide range of applications, including mixed analog/digital circuits, test & measurement equip., process/machine controls, datacom/telecom fields, etc... The semi-regulated output can be followed by 3-terminal regulators to provide output protection, in addition to output regulation.
features
·Isolated 2 W output ·Temperature range: -40°C~+85°C ·Unregulated ·High efficiency to 82% ·Dual voltage output ·Small footprint ·SIP package style ·Industry standard pinout ·UL94-V0 package ·No heatsink required ·3K Vdc isolation ·Power density 1.42 W/cm³ ·No external component required ·Low cost
model number VESD2-S5-D5-SIP VESD2-S5-D9-SIP VESD2-S5-D12-SIP VESD2-S5-D15-SIP VESD2-S12-D5-SIP VESD2-S12-D9-SIP VESD2-S12-D12-SIP VESD2-S12-D15-SIP VESD2-S24-D5-SIP VESD2-S24-D9-SIP VESD2-S24-D12-SIP VESD2-S24-D15-SIP
input voltage nominal 5 Vdc 5 Vdc 5 Vdc 5 Vdc 12 Vdc 12 Vdc 12 Vdc 12 Vdc 24 Vdc 24 Vdc 24 Vdc 24 Vdc range 4.5~5.5 Vdc 4.5~5.5 Vdc 4.5~5.5 Vdc 4.5~5.5 Vdc 10.8~13.2 Vdc 10.8~13.2 Vdc 10.8~13.2 Vdc 10.8~13.2 Vdc 21.6~26.4 Vdc 21.6~26.4 Vdc 21.6~26.4 Vdc 21.6~26.4 Vdc
output voltage ±5 Vdc ±9 Vdc ±12 Vdc ±15 Vdc ±5 Vdc ±9 Vdc ±12 Vdc ±15 Vdc ±5 Vdc ±9 Vdc ±12 Vdc ±15 Vdc
output current max. ±200 mA ±111 mA ±83 mA ±67 mA ±200 mA ±111 mA ±83 mA ±67 mA ±200 mA ±111 mA ±83 mA ±67 mA min. ±20 mA ±12 mA ±9 mA ±7 mA ±20 mA ±12 mA ±9 mA ±7 mA ±20 mA ±12 mA ±9 mA ±7 mA efficiency 82% 83% 85% 85% 83% 84% 86% 86% 84% 85% 87% 87%
package style SIP SIP SIP SIP SIP SIP SIP SIP SIP SIP SIP SIP
20050 SW 112th Ave. Tualatin, Oregon 97062 phone 503.612.2300 fa x 503.612.2383 phone fax
www.v-infinity.com
rev. page date 2 of 4
06/2010
PART NUMBER: VESD2-SIP
DESCRIPTION: dc-dc converter
OUTPUT SPECIFICATIONS
item output power line regulation load regulation output voltage accuracy temperature drift output ripple/noise switching frequency test conditions for Vin change of 1% 10% to 100% full load see tolerance envelope graph @ 100% load 20 MHz bandwidth full load, nominal input (5 V/12 V) min. 0.2 typ. max. 1 1.2 15 0.03 75 units W % % %/°C mVp-p KHz
10
50 75
GENERAL SPECIFICATIONS
short circuit protection
很抱歉,暂时无法提供与“VESD2-S12-D9-SIP”相匹配的价格&库存,您可以联系我们找货
免费人工找货