CY22393/CY223931
CY22394
CY22395
Three-PLL Serial-Programmable
Flash-Programmable Clock Generator
Three-PLL Serial-Programmable Flash-Programmable Clock Generator
Features
Advanced Features
■
Three integrated phase-locked loops (PLLs)
■
Two-wire serial interface for in-system configurability
■
Ultra wide divide counters (8-bit Q, 11-bit P, and 7-bit post
divide)
■
Configurable output buffer
Improved linear crystal load capacitors
■
Digital VCXO
■
Flash programmability with external programmer
■
High frequency LVPECL output (CY22394 only)
■
Field-programmable
■
3.3/2.5 V outputs (CY22395 only)
■
Low jitter, high accuracy outputs
■
NiPdAu lead finish (CY223931)
■
■
Power management options (Shutdown, OE, Suspend)
■
Configurable crystal drive strength
■
Frequency select through three external LVTTL inputs
■
3.3 V operation
■
16-pin TSSOP package
■
CyClocksRT™ software support
Functional Description
The CY22393, CY22394, and CY22395 are a family of parts
designed as upgrades to the existing CY22392 device. These
parts have similar performance to the CY22392, but provide
advanced features to meet the needs of more demanding
applications.
The clock family has three PLLs which, when combined with the
reference, allow up to four independent frequencies to be output
on up to six pins. These three PLLs are completely
programmable.
The CY223931 is the CY22393 with NiPdAu lead finish.
For a complete list of related documentation, click here.
Selector Guide
Part Number
Outputs
Input Frequency Range
Output Frequency Range
Specifics
CY22393_C
6 CMOS
8 MHz–30 MHz (external crystal)
1 MHz–166 MHz (reference clock)
Up to 200 MHz
Commercial temperature
CY22393_I
6 CMOS
8 MHz–30 MHz (external crystal)
1 MHz–166 MHz (reference clock)
Up to 166 MHz
Industrial temperature
CY223931_I
6 CMOS
8 MHz–30 MHz (external crystal)
1 MHz–166 MHz (reference clock)
Up to 166 MHz
Industrial temperature
CY22394_C
1 PECL/
4 CMOS
8 MHz–30 MHz (external crystal)
1 MHz–166 MHz (reference clock)
100 MHz–400 MHz (PECL)
Up to 200 MHz (CMOS)
Commercial temperature
CY22394_I
1 PECL/
4 CMOS
8 MHz–30 MHz (external crystal)
1 MHz–150 MHz (reference clock)
125 MHz–375 MHz (PECL)
Up to 166 MHz (CMOS)
Industrial temperature
CY22395_C
4 LVCMOS/ 1 8 MHz–30 MHz (external crystal)
CMOS
1 MHz–166 MHz (reference clock)
Up to 200 MHz (3.3 V)
Up to 133 MHz (2.5 V)
Commercial temperature
CY22395_I
4 LVCMOS/ 1 8 MHz–30 MHz (external crystal)
CMOS
1 MHz–150 MHz (reference clock)
Up to 166 MHz (3.3 V)
Up to 133 MHz (2.5 V)
Industrial temperature
Cypress Semiconductor Corporation
Document Number: 38-07186 Rev. *M
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised May 11, 2017
CY22393/CY223931
CY22394
CY22395
Logic Block Diagram – CY22393 and CY223931
XTALIN
XTALOUT
XBUF
OSC.
CONFIGURATION
FLASH
SHUTDOWN/OE
PLL1
11-Bit P
8-Bit Q
PLL2
SCLK
11-Bit P
8-Bit Q
SDAT
4x4
Crosspoint
Switch
S2/SUSPEND
PLL3
11-Bit P
8-Bit Q
Divider
/2, /3, or /4
CLKE
Divider
7-Bit
CLKD
Divider
7-Bit
CLKC
Divider
7-Bit
CLKB
Divider
7-Bit
CLKA
Logic Block Diagram – CY22394
XTALIN
XTALOUT
XBUF
OSC.
CONFIGURATION
FLASH
SHUTDOWN/OE
SCLK
SDAT
S2/SUSPEND
PLL1
11-Bit P
8-Bit Q
PLL2
11-Bit P
8-Bit Q
PLL3
0º
PECL
OUTPUT
180º
4x4
Crosspoint
Switch
P+CLK
P-CLK
Divider
7-Bit
CLKC
Divider
7-Bit
CLKB
Divider
7-Bit
CLKA
11-Bit P
8-Bit Q
Document Number: 38-07186 Rev. *M
Page 2 of 25
CY22393/CY223931
CY22394
CY22395
Logic Block Diagram – CY22395
XTALIN
XTALOUT
OSC.
CONFIGURATION
FLASH
SHUTDOWN/OE
Divider
/2, /3, or /4
LCLKE
PLL1
11-Bit P
8-Bit Q
Divider
7-Bit
LCLKD
Divider
7-Bit
CLKC
Divider
7-Bit
LCLKB
Divider
7-Bit
LCLKA
SCLK
4x4
Crosspoint
Switch
SDAT
S2/SUSPEND
PLL2
11-Bit P
8-Bit Q
PLL3
11-Bit P
8-Bit Q
LCLKA, LCLKB, LCLKD, LCLKE referenced to LVDD
Document Number: 38-07186 Rev. *M
Page 3 of 25
CY22393/CY223931
CY22394
CY22395
Contents
Pinouts .............................................................................. 5
Pin Definitions .................................................................. 5
Functional Overview ........................................................ 6
Configurable PLLs ....................................................... 6
General Purpose Inputs .............................................. 6
Crystal Input ................................................................ 6
Crystal Drive Level and Power .................................... 6
Digital VCXO ............................................................... 6
Output Configuration ................................................... 6
Power-Saving Features ............................................... 7
Improving Jitter ............................................................ 7
Power Supply Sequencing .......................................... 7
CyClocksRT Software ...................................................... 7
Junction Temperature Limitations ............................... 7
Dynamic Updates ........................................................ 7
Memory Bitmap Definitions ............................................. 8
Clk{A–D}_Div[6:0] ........................................................ 8
ClkE_Div[1:0] ............................................................... 8
Clk*_FS[2:0] ................................................................ 8
Xbuf_OE ...................................................................... 8
PdnEn .......................................................................... 8
Clk*_ACAdj[1:0] ........................................................... 8
Clk*_DCAdj[1:0] .......................................................... 8
PLL*_Q[7:0] ................................................................. 8
PLL*_P[9:0] ................................................................. 8
PLL*_P ........................................................................ 8
PLL*_LF[2:0] ............................................................... 9
PLL*_En ...................................................................... 9
DivSel .......................................................................... 9
OscCap[5:0] ................................................................ 9
OscDrv[1:0] ................................................................. 9
Reserved ..................................................................... 9
Serial Programming Bitmaps — Summary Tables ...... 10
Serial Bus Programming Protocol and Timing ............ 11
Default Startup Condition
for the CY22393/931/94/95 .............................................. 11
Device Address ......................................................... 11
Data Valid .................................................................. 11
Document Number: 38-07186 Rev. *M
Data Frame ............................................................... 11
Acknowledge Pulse ................................................... 11
Write Operations ............................................................. 12
Writing Individual Bytes ............................................. 12
Writing Multiple Bytes ................................................ 12
Read Operations ............................................................. 12
Current Address Read ............................................... 12
Random Read ........................................................... 12
Sequential Read ........................................................ 12
Serial Programming Interface Timing ........................... 14
Serial Programming Interface Timing
Specifications ................................................................. 14
Absolute Maximum Conditions ..................................... 15
Operating Conditions ..................................................... 15
Recommended Crystal Specifications ......................... 15
3.3 V Electrical Characteristics ..................................... 16
2.5 V Electrical Characteristics ..................................... 16
Thermal Resistance ........................................................ 16
3.3 V Switching Characteristics .................................... 17
2.5 V Switching Characteristics .................................... 17
Switching Waveforms .................................................... 18
Test Circuit ...................................................................... 19
Ordering Information ...................................................... 20
Possible Configurations ............................................. 20
Ordering Code Definitions ......................................... 21
Package Diagram ............................................................ 22
Acronyms ........................................................................ 23
Document Conventions ................................................. 23
Units of Measure ....................................................... 23
Document History Page ................................................. 24
Sales, Solutions, and Legal Information ...................... 25
Worldwide Sales and Design Support ....................... 25
Products .................................................................... 25
PSoC®Solutions ....................................................... 25
Cypress Developer Community ................................. 25
Technical Support ..................................................... 25
Page 4 of 25
CY22393/CY223931
CY22394
CY22395
Pinouts
Figure 1. Pin Diagram: 16-pin TSSOP CY22393/CY223931/CY22394/CY22395
CLKC
V DD
1
16
2 CY22393 15
AGND
3
XTALIN
CY223931
SHUTDOW N
/OE
S2/
SUSPEND
CLKC
1
V DD
2
AGND
3
16
CY22394
15
14
SHUTDOW N
/OE
S2/
SUSPEND
15
SHUTDOW N
/OE
S2/
SUSPEND
3
14
AV DD
CLKC
1
V DD
2
AGND
16
CY22395
14
AV D D
4
13
SCLK(S1)
XTALIN
4
13
SCLK(S1)
XTALIN
4
13
SCLK(S1)
XTALOUT
5
12
SDAT(S0)
XTALOUT
5
12
SDAT(S0) XTALOUT
5
12
SDAT(S0)
XBUF
6
11
GND
XBUF
6
11
GND
LV DD
6
11
GND/
LGND
CLKD
7
10
CLKA
P-CLK
7
10
CLKA
LCLKD
7
10
LCLKA
CLKE
8
P+CLK
8
9
CLKB
LCLKE
8
9
LCLKB
9
CLKB
AV D D
Pin Definitions
Pin Number
CY22393
CY223931
Pin Number
CY22394
Pin Number
CY22395
CLKC
1
1
1
Configurable clock output C
VDD
2
2
2
Power supply
AGND
3
3
3
Analog Ground
XTALIN
4
4
4
Reference crystal input or external reference clock input
XTALOUT
5
5
5
Reference crystal feedback
Name
Description
XBUF
6
6
N/A
LVDD
N/A
N/A
6
Low voltage clock output power supply
Configurable clock output D; LCLKD referenced to LVDD
CLKD or LCLKD
P– CLK
CLKE or LCLKE
7
N/A
7
N/A
7
N/A
Buffered reference clock output
LV PECL output[1]
8
N/A
8
N/A
8
N/A
CLKB or LCLKB
9
9
9
CLKA or LCLKA
10
10
10
Configurable clock output A; LCLKA referenced to LVDD
GND/LGND
11
11
11
Ground
SDAT (S0)
12
12
12
Serial port data. S0 value latched during start up
SCLK (S1)
13
13
13
Serial port clock. S1 value latched during start up
AVDD
14
14
14
Analog power supply
P+ CLK
Configurable clock output E; LCLKE referenced to LVDD
LV PECL output[1]
Configurable clock output B; LCLKB referenced to LVDD
S2/
SUSPEND
15
15
15
General purpose input for frequency control; bit 2. Optionally,
Suspend mode control input
SHUTDOWN/
OE
16
16
16
Places outputs in tristate condition and shuts down chip when
LOW. Optionally, only places outputs in tristate condition and
does not shut down chip when LOW
Note
1. LVPECL outputs require an external termination network.
Document Number: 38-07186 Rev. *M
Page 5 of 25
CY22393/CY223931
CY22394
CY22395
Functional Overview
Configurable PLLs
PLL1 generates a frequency that is equal to the reference
divided by an 8-bit divider (Q) and multiplied by an 11-bit divider
in the PLL feedback loop (P). The output of PLL1 is sent to two
locations: the cross point switch and the PECL output
(CY22394). The output of PLL1 is also sent to a /2, /3, or /4
synchronous post-divider that is output through CLKE. The
frequency of PLL1 can be changed using serial programming or
by external CMOS inputs, S0, S1, and S2. See the following
section on General Purpose Inputs for more detail.
PLL2 generates a frequency that is equal to the reference
divided by an 8-bit divider (Q) and multiplied by an 11-bit divider
in the PLL feedback loop (P). The output of PLL2 is sent to the
cross point switch. The frequency of PLL2 is changed using
serial programming.
PLL3 generates a frequency that is equal to the reference
divided by an 8-bit divider (Q) and multiplied by an 11-bit divider
in the PLL feedback loop (P). The output of PLL3 is sent to the
cross point switch. The frequency of PLL3 is changed using
serial programming.
General Purpose Inputs
S2 is a general purpose input that is programmed to allow for two
different frequency settings. Options that switches with this
general purpose input are as follows: the frequency of PLL1, the
output divider of CLKB, and the output divider of CLKA.
The two frequency settings are contained within an eight-row
frequency table. The values of SCLK (S1) and SDAT (S0) pins
are latched during start up and used as the other two indexes
into this array.
CLKA and CLKB have seven-bit dividers that point to one of the
two programmable settings (register 0 and register 1). Both
clocks share a single register control and both must be set to
register 0, or both must be set to register 1.
For example, the part may be programmed to use S0, S1, and
S2 (0,0,0 to 1,1,1) to control eight different values of P and Q on
PLL1. For each PLL1 P and Q setting, one of the two CLKA and
CLKB divider registers can be chosen. Any divider change as a
result of switching S2 is guaranteed to be glitch free.
Crystal Input
The input crystal oscillator is an important feature of this family
of parts because of its flexibility and performance features.
The oscillator inverter has programmable drive strength. This
allows for maximum compatibility with crystals from various
manufacturers. Parallel resonant, fundamental mode crystals
should be used.
The input load capacitors are placed on-die to reduce external
component cost. These capacitors are true parallel-plate
capacitors for ultra-linear performance. These were chosen to
reduce the frequency shift that occurs when nonlinear load
capacitance interacts with load, bias, supply, and temperature
changes. Nonlinear (FET gate) crystal load capacitors must not
be used for MPEG, communications, or other applications that
are sensitive to absolute frequency requirements.
Document Number: 38-07186 Rev. *M
The value of the load capacitors is determined by six bits in a
programmable register. The load capacitance can be set with a
resolution of 0.375 pF for a total crystal load range of 6 pF to
30 pF. Typical crystals have a CL specification in the range of
12 pF to 18 pF.
For driven clock inputs, the input load capacitors can be
completely bypassed. This allows the clock chip to accept driven
frequency inputs up to 166 MHz. If the application requires a
driven input, leave XTALOUT floating.
Crystal Drive Level and Power
Crystals are specified to accept a maximum drive level.
Generally, larger crystals can accept more power. For a given
voltage swing, power dissipation in the crystal is proportional to
ESR and proportional to the square of the crystal frequency.
(Note that actual ESR is sometimes much less than the value
specified by the crystal manufacturer.) Power is also almost
proportional to the square of CL.
Power can be reduced to less than the DL specification in the
table below by selecting a reduced frequency crystal with low CL
and low R1 (ESR).
Digital VCXO
The serial programming interface is used to dynamically change
the capacitor load value on the crystal. A change in crystal load
capacitance corresponds with a change in the reference
frequency.
For special pullable crystals specified by Cypress, the
capacitance pull range is +150 ppm to –150 ppm from midrange.
Be aware that adjusting the frequency of the reference affects all
frequencies on all PLLs in a similar manner since all frequencies
are derived from the single reference.
Output Configuration
Under normal operation there are four internal frequency
sources that are routed through a programmable cross point
switch to any of the four programmable 7-bit output dividers. The
four sources are: reference, PLL1, PLL2, and PLL3. The
following is a description of each output.
CLKA’s output originates from the cross point switch and goes
through a programmable 7-bit post divider. The 7-bit post divider
derives its value from one of the two programmable registers.
See the section on General Purpose Inputs on page 6 for more
information.
CLKB’s output originates from the cross point switch and goes
through a programmable 7-bit post divider. The 7-bit post divider
derives its value from one of the two programmable registers.
See the section on General Purpose Inputs on page 6 for more
information.
CLKC’s output originates from the cross point switch and goes
through a programmable 7-bit post divider. The 7-bit post divider
derives its value from one programmable register.
CLKD’s output originates from the cross point switch and goes
through a programmable 7-bit post divider. The 7-bit post divider
derives its value from one programmable register. For the
CY22394, CLKD is brought out as the complimentary version of
a LV PECL Clock referenced to CLKE, bypassing both the cross
point switch and 7-bit post divider.
Page 6 of 25
CY22393/CY223931
CY22394
CY22395
CLKE’s output originates from PLL1 and goes through a post
divider that may be programmed to /2, /3, or /4. For the CY22394,
CLKE is brought out as a low voltage PECL Clock, bypassing the
post divider.
XBUF is the buffered reference.
The Clock outputs have been designed to drive a single point
load with a total lumped load capacitance of 15 pF. While driving
multiple loads is possible with the proper termination it is
generally not recommended.
Power-Saving Features
The SHUTDOWN/OE input tristates the outputs when pulled
LOW. If system shutdown is enabled, a LOW on this pin also
shuts off the PLLs, counters, reference oscillator, and all other
active components. The resulting current on the VDD pins is less
than 5 mA (typical). Relock the PLLs after leaving shutdown
mode.
The S2/SUSPEND input is configured to shut down a
customizable set of outputs and/or PLLs, when LOW. All PLLs
and any of the outputs are shut off in nearly any combination.
The only limitation is that if a PLL is shut off, all outputs derived
from it must also be shut off. Suspending a PLL shuts off all
associated logic, while suspending an output simply forces a
tristate condition.
CyClocksRT Software
CyClocksRT is our second generation software application that
allows users to configure this family of devices. The easy-to-use
interface offers complete control of the many features of this
family including, but not limited to, input frequency, PLL and
output frequencies, and different functional options. It checks
data sheet frequency range limitations and automatically applies
performance tuning. CyClocksRT also has a power estimation
feature that allows the user to see the power consumption of a
specific configuration. You can download a free copy of
CyberClocks that includes CyClocksRT for free on Cypress’s
web site at www.cypress.com.
CyClocksRT is used to generate P, Q, and divider values used
in serial programming. There are many internal frequency rules
that are not documented in this data sheet, but are required for
proper operation of the device. Check these rules by using the
latest version of CyClocksRT.
Junction Temperature Limitations
It is possible to program this family such that the maximum
Junction Temperature rating is exceeded. The package JA is
115 °C/W. Use the CyClocksRT power estimation feature to
verify that the programmed configuration meets the Junction
Temperature and Package Power Dissipation maximum ratings.
With the serial interface, each PLL and/or output is individually
disabled. This provides total control over the power savings.
Dynamic Updates
Improving Jitter
The output divider registers are not synchronized with the output
clocks. Changing the divider value of an active output is likely
cause a glitch on that output.
Jitter Optimization Control is useful for mitigating problems
related to similar clocks switching at the same moment, causing
excess jitter. If one PLL is driving more than one output, the
negative phase of the PLL can be selected for one of the outputs
(CLKA–CLKD). This prevents the output edges from aligning,
allowing superior jitter performance.
Power Supply Sequencing
For parts with multiple VDD pins, there are no power supply
sequencing requirements. The part is not fully operational until
all VDD pins have been brought up to the voltages specified in
the Operating Conditions Table on page 15.
All grounds must be connected to the same ground plane.
Document Number: 38-07186 Rev. *M
PLL P and Q data is spread between three bytes. Each byte
becomes active on the acknowledge for that byte, so changing
P and Q data for an active PLL is likely cause the PLL to try to
lock on an out-of-bounds condition. For this reason, turn off the
PLL being programmed during the update. Do this by setting the
PLL*_En bit LOW.
PLL1, CLKA, and CLKB each have multiple registers supplying
data. To program these resources safely, always program an
inactive register, and then transition to that register. This allows
these resources to stay active during programming.
The serial interface is active even with the SHUTDOWN/OE pin
LOW as the serial interface logic uses static components and is
completely self timed. The part does not meet the IDDS current
limit with transitioning inputs.
Page 7 of 25
CY22393/CY223931
CY22394
CY22395
Memory Bitmap Definitions
Xbuf_OE
Clk{A–D}_Div[6:0]
This bit enables the XBUF output when HIGH. For the CY22395,
Xbuf_OE = 0.
Each of the four main output clocks (CLKA–CLKD) features a
7-bit linear output divider. Any divider setting between 1 and 127
may be used by programming the value of the desired divider
into this register. Odd divide values are automatically duty cycle
corrected. Setting a divide value of zero powers down the divider
and forces the output to a tristate condition.
CLKA and CLKB have two divider registers, selected by the
DivSel bit (which in turn is selected by S2, S1, and S0). This
allows the output divider value to change dynamically. For the
CY22394 device, ClkD_Div = 000001.
ClkE_Div[1:0]
CLKE has a simpler divider (see Table 1). For the CY22394, set
ClkE_Div = 01.
Table 1. ClkE Divider
PdnEn
This bit selects the function of the SHUTDOWN/OE pin. When
this bit is HIGH, the pin is an active LOW shutdown control. When
this bit is LOW, this pin is an active HIGH output enable control.
Clk*_ACAdj[1:0]
These bits modify the output predrivers, changing the duty cycle
through the pads. These are nominally set to 01, with a higher
value shifting the duty cycle higher. The performance of the
nominal setting is guaranteed.
Clk*_DCAdj[1:0]
These bits modify the DC drive of the outputs. The performance
of the nominal setting is guaranteed.
Table 3. Output Drive Strength
ClkE_Div[1:0]
ClkE Output
00
Off
Clk*_DCAdj[1:0]
01
PLL1 0 Phase/4
00
–30% of nominal
10
PLL1 0 Phase/2
01
Nominal
11
PLL1 0 Phase/3
10
+15% of nominal
11
+50% of nominal
Clk*_FS[2:0]
Each of the four main output clocks (CLKA–CLKD) has a
three-bit code that determines the clock sources for the output
divider. The available clock sources are: Reference, PLL1, PLL2,
and PLL3. Each PLL provides both positive and negative phased
outputs, for a total of seven clock sources (see Table 2). Note
that the phase is a relative measure of the PLL output phases.
No absolute phase relation exists at the outputs.
Table 2. Clock Source
Clk*_FS[2:0]
Clock Source
000
Reference Clock
001
Reserved
010
PLL1 0 Phase
011
PLL1 180 Phase
100
PLL2 0 Phase
101
PLL2 180 Phase
110
PLL3 0 Phase
111
PLL3 180 Phase
Document Number: 38-07186 Rev. *M
Output Drive Strength
PLL*_Q[7:0]
PLL*_P[9:0]
PLL*_P
These are the 8-bit Q value and 11-bit P values that determine
the PLL frequency. The formula is:
PT
F PLL = F REF -------
QT
P T = 2 P + 3 + PO
Equation 1
QT = Q + 2
Page 8 of 25
CY22393/CY223931
CY22394
CY22395
PLL*_LF[2:0]
OscDrv[1:0]
These bits adjust the loop filter to optimize the stability of the PLL.
Table 4 can be used to guarantee stability. However,
CyClocksRT uses a more complicated algorithm to set the loop
filter for enhanced jitter performance. Use the Print Preview
function in CyClocksRT to determine the charge pump settings
for optimal jitter performance.
These bits control the crystal oscillator gain setting. These must
always be set according to Table 5. The parameters are the
Crystal Frequency, Internal Crystal Parasitic Resistance
(equivalent series resistance), and the OscCap setting during
crystal start up, which occurs when power is applied, or after
shutdown is released. If in doubt, use the next higher setting.
Table 4. Loop Filter Settings
Table 5. Crystal Oscillator Gain Settings
PLL*_LF[2:0]
PT Min
PT Max
OscCap
00H–20H
20H–30H
30H–40H
000
16
231
Crystal Freq\R
30
60
30
60
30
60
001
232
626
8–15 MHz
00
01
01
10
01
10
010
627
834
15–20 MHz
01
10
01
10
10
10
011
835
1043
20–25 MHz
01
10
10
10
10
11
100
1044
1600
25–30 MHz
10
10
10
11
11
NA
PLL*_En
For external reference, the use Table 6.
This bit enables the PLL when HIGH. If PLL2 or PLL3 are not
enabled, then any output selecting the disabled PLL must have
a divider setting of zero (off). Since the PLL1_En bit is dynamic,
internal logic automatically turns off dependent outputs when
PLL1_En goes LOW.
Table 6. Osc Drv for External Reference
DivSel
Reserved
This bit controls which register is used for the CLKA and CLKB
dividers.
These bits must be programmed LOW for proper operation of the
device.
External Freq (MHz)
1–25
25–50
50–90
90–166
OscDrv[1:0]
00
01
10
11
OscCap[5:0]
This controls the internal capacitive load of the oscillator. The
approximate effective crystal load capacitance is:
C LOAD = 6pF + OscCap 0.375pF
Equation 2
Set to zero for external reference clock.
Document Number: 38-07186 Rev. *M
Page 9 of 25
CY22393/CY223931
CY22394
CY22395
Serial Programming Bitmaps — Summary Tables
Addr
08H
09H
0AH
0BH
0CH
0DH
0EH
0FH
10H
11H
12H
13H
14H
15H
16H
17H
DivSel
0
1
0
1
–
–
–
–
–
–
–
–
–
–
–
–
Addr S2 (1, 0)
40H
000
41H
42H
43H
001
44H
45H
46H
010
47H
48H
49H
011
4AH
4BH
4CH
100
4DH
4EH
4FH
101
50H
51H
52H
110
53H
54H
55H
56H
57H
b7
b6
ClkA_FS[0]
ClkA_FS[0]
ClkB_FS[0]
ClkB_FS[0]
ClkC_FS[0]
ClkD_FS[0]
ClkD_FS[2:1]
Clk{C,X}_ACAdj[1:0]
ClkX_DCAdj[1]
Reserved
PLL2_En
Reserved
PLL3_En
b7
b6
DivSel
PLL1_En
DivSel
PLL1_En
DivSel
PLL1_En
DivSel
PLL1_En
DivSel
PLL1_En
DivSel
PLL1_En
DivSel
PLL1_En
DivSel
PLL1_En
111
Document Number: 38-07186 Rev. *M
b5
b3
b2
ClkA_Div[6:0]
ClkA_Div[6:0]
ClkB_Div[6:0]
ClkB_Div[6:0]
ClkC_Div[6:0]
ClkD_Div[6:0]
ClkC_FS[2:1]
ClkB_FS[2:1]
Clk{A,B,D,E}_ACAdj[1:0]
PdnEn
Xbuf_OE
Clk{D,E}_DCAdj[1]
ClkC_DCAdj[1]
PLL2_Q[7:0]
PLL2_P[7:0]
PLL2_LF[2:0]
PLL2_PO
PLL3_Q[7:0]
PLL3_P[7:0]
PLL3_LF[2:0]
PLL3_PO
Osc_Cap[5:0]
b5
b4
b4
b3
PLL1_Q[7:0]
PLL1_P[7:0]
PLL1_LF[2:0]
PLL1_Q[7:0]
PLL1_P[7:0]
PLL1_LF[2:0]
PLL1_Q[7:0]
PLL1_P[7:0]
PLL1_LF[2:0]
PLL1_Q[7:0]
PLL1_P[7:0]
PLL1_LF[2:0]
PLL1_Q[7:0]
PLL1_P[7:0]
PLL1_LF[2:0]
PLL1_Q[7:0]
PLL1_P[7:0]
PLL1_LF[2:0]
PLL1_Q[7:0]
PLL1_P[7:0]
PLL1_LF[2:0]
PLL1_Q[7:0]
PLL1_P[7:0]
PLL1_LF[2:0]
b2
b1
b0
ClkA_FS[2:1]
ClkE_Div[1:0]
Clk{A,B}_DCAdj[1]
PLL2_P[9:8]
PLL3_P[9:8]
Osc_Drv[1:0]
b1
b0
PLL1_PO
PLL1_P[9:8]
PLL1_PO
PLL1_P[9:8]
PLL1_PO
PLL1_P[9:8]
PLL1_PO
PLL1_P[9:8]
PLL1_PO
PLL1_P[9:8]
PLL1_PO
PLL1_P[9:8]
PLL1_PO
PLL1_P[9:8]
PLL1_PO
PLL1_P[9:8]
Page 10 of 25
CY22393/CY223931
CY22394
CY22395
Serial Bus Programming Protocol and Timing
The CY22393, CY22394 and CY22395 have a 2-wire serial
interface for in-system programming. They use the SDAT and
SCLK pins, and operate up to 400 kbit/s in Read or Write mode.
Except for the data hold time, it is compliant with the I2C bus
standard. The basic Write serial format is as follows:
Start Bit; 7-bit Device Address (DA); R/W Bit; Slave Clock
Acknowledge (ACK); 8-bit Memory Address (MA); ACK; 8-bit
Data; ACK; 8-bit Data in MA+1 if desired; ACK; 8-bit Data in
MA+2; ACK; etc. until STOP Bit. The basic serial format is
illustrated in Figure 2 on page 13.
Default Startup Condition for the CY22393/931/94/95
Data Valid
Data is valid when the clock is HIGH, and can only be
transitioned when the clock is LOW as illustrated in Figure 3 on
page 13.
Data Frame
Every new data frame is indicated by a start and stop sequence,
as illustrated in Figure 4 on page 14.
Start Sequence - Start Frame is indicated by SDAT going LOW
when SCLK is HIGH. Every time a start signal is given, the next
8-bit data must be the device address (seven bits) and a R/W bit,
followed by register address (eight bits) and register data (eight
bits).
The default (programmed) condition of each device is generally
set by the distributor, who programs the device using a customer
specified JEDEC file produced by CyClocksRT, Cypress’s proprietary development software. Parts shipped by the factory are
blank and unprogrammed. In this condition, all bits are set to 0,
all outputs are tristated, and the crystal oscillator circuit is active.
Stop Sequence - Stop Frame is indicated by SDAT going HIGH
when SCLK is HIGH. A Stop Frame frees the bus for writing to
another part on the same bus or writing to another random
register address.
While users can develop their own subroutine to program any or
all of the individual registers as described in the following pages,
it may be easier to simply use CyClocksRT to produce the
required register setting file.
During Write Mode the CY22393, CY22394, and CY22395
respond with an Acknowledge pulse after every eight bits. To do
this, they pull the SDAT line LOW during the N*9th clock cycle,
as illustrated in Figure 5 on page 14. (N = the number of bytes
transmitted). During Read Mode, the master generates the
acknowledge pulse after the data packet is read.
Device Address
Acknowledge Pulse
The device address is a 7-bit value that is configured during Field
Programming. By programming different device addresses, two
or more parts are connected to the serial interface and can be
independently controlled. The device address is combined with
a read/write bit as the LSB and is sent after each start bit.
The default serial interface address is 69H, but must there be a
conflict with any other devices in your system, this can also be
changed using CyClocksRT.
Document Number: 38-07186 Rev. *M
Page 11 of 25
CY22393/CY223931
CY22394
CY22395
Write Operations
Writing Individual Bytes
A valid write operation must have a full 8-bit register address
after the device address word from the master, which is followed
by an acknowledge bit from the slave (ack = 0/LOW). The next
eight bits must contain the data word intended for storage. After
the data word is received, the slave responds with another
acknowledge bit (ack = 0/LOW), and the master must end the
write sequence with a STOP condition.
Writing Multiple Bytes
To write multiple bytes at a time, the master must not end the
write sequence with a STOP condition. Instead, the master
sends multiple contiguous bytes of data to be stored. After each
byte, the slave responds with an acknowledge bit, the same as
after the first byte, and accepts data until the STOP condition
responds to the acknowledge bit. When receiving multiple bytes,
the CY22393, CY223931, CY22394, and CY22395 internally
increment the register address.
Read Operations
Read operations are initiated the same way as Write operations
except that the R/W bit of the slave address is set to ‘1’ (HIGH).
There are three basic read operations: current address read,
random read, and sequential read.
Current Address Read
Random Read
Through random read operations, the master may access any
memory location. To perform this type of read operation, first set
the word address. Do this by sending the address to the
CY22393, CY22394 and CY22395 as part of a write operation.
After the word address is sent, the master generates a START
condition following the acknowledge. This terminates the write
operation before any data is stored in the address, but not before
setting the internal address pointer. Next, the master reissues
the control byte with the R/W byte set to ‘1’. The CY22393,
CY22394 and CY22395 then issue an acknowledge and transmit
the 8-bit word. The master device does not acknowledge the
transfer, but generates a STOP condition which causes the
CY22393, CY22394 and CY22395 to stop transmission.
Sequential Read
Sequential read operations follow the same process as random
reads except that the master issues an acknowledge instead of
a STOP condition after transmitting the first 8-bit data word. This
action increments the internal address pointer, and subsequently
outputs the next 8-bit data word. By continuing to issue
acknowledges instead of STOP conditions, the master serially
reads the entire contents of the slave device memory. Note that
register addresses outside of 08H to 1BH and 40H to 57H can
be read from but are not real registers and do not contain
configuration information. When the internal address pointer
points to the FFH register, after the next increment, the pointer
points to the 00H register.
The CY22393, CY22394 and CY22395 have an onboard
address counter that retains “1” more than the address of the last
word access. If the last word written or read was word ‘n’, then a
current address read operation returns the value stored in
location ‘n+1’. When the CY22393, CY22394 and CY22395
receive the slave address with the R/W bit set to a ‘1’, they issue
an acknowledge and transmit the 8-bit word. The master device
does not acknowledge the transfer, but generates a STOP
condition, which causes the CY22393, CY22394 and CY22395
to stop transmission.
Document Number: 38-07186 Rev. *M
Page 12 of 25
CY22393/CY223931
CY22394
CY22395
Figure 2. Data Frame Architecture
SDAT Write
Multiple
Contiguous
Registers
1 Bit
1 Bit Slave
R/W = 0 ACK
7-bit
Device
Address
1 Bit
Slave
ACK
8-bit
Register
Address
(XXH)
1 Bit
Slave
ACK
8-bit
Register
Data
(XXH)
1 Bit
Slave
ACK
8-bit
Register
Data
(XXH+1)
1 Bit
Slave
ACK
8-bit
Register
Data
(XXH+2)
1 Bit
Slave
ACK
8-bit
Register
Data
(FFH)
1 Bit
Slave
ACK
8-bit
Register
Data
(00H)
Stop Signal
Start Signal
SDAT Read
Current
Address
Read Start Signal
SDAT Read
Multiple
Contiguous
Registers
1 Bit
Slave
ACK
1 Bit
1 Bit Slave
R/W = 1 ACK
7-bit
Device
Address
1 Bit
Slave
ACK
1 Bit
Master
NACK
8-bit
Register
Data
Stop Signal
1 Bit
1 Bit Slave
R/W = 0 ACK
7-bit
Device
Address
1 Bit
Slave
ACK
8-bit
Register
Address
(XXH)
1 Bit
Master
ACK
7-bit
Device
Address
+R/W=1
8-bit
Register
Data
(XXH)
1 Bit
Master
ACK
1 Bit
Master
ACK
8-bit
Register
Data
(XXH+1)
8-bit
Register
Data
(FFH)
1 Bit
Master
ACK
1 Bit
Master
ACK
1 Bit
Master
NACK
8-bit
Register
Data
(00H)
Stop Signal
Start Signal
Repeated
Start bit
Figure 3. Data Valid and Data Transition Periods
Data Valid
Transition
to next Bit
SDAT
tSU:DAT
tHD:DAT
tHIGH
VIH
SCLK
Document Number: 38-07186 Rev. *M
VIL
tLOW
Page 13 of 25
CY22393/CY223931
CY22394
CY22395
Serial Programming Interface Timing
Figure 4. Start and Stop Frame
SDAT
SCLK
Transition
to next Bit
START
STOP
Figure 5. Frame Format (Device Address, R/W, Register Address, Register Data)
SDAT
+
START
DA6
DA5 DA0
+
R/W
ACK
RA7
RA6 RA1
RA0
ACK
D7
D6
+
+
SCLK
+
D1
D0
ACK
STOP
+
Figure 6. Definition for Timing on the Serial BUS
SDAT
tf
tLOW
tr
tSU;DAT
tf
tHD;STA
tr
tBUF
SCLK
S
tHD;STA
tHD;DAT
tHIGH
tSU;STA
tSU;STO
Sr
P
S
Serial Programming Interface Timing Specifications
Parameter
Description
Min
Max
Unit
fSCLK
Frequency of SCLK
–
400
kHz
tHD:STA
Hold time START condition
0.6
–
s
tLOW
Low period of the SCLK clock
1.3
–
s
tHIGH
High period of the SCLK clock
0.6
–
s
tSU:STA
Setup time for a repeated START condition
0.6
–
s
tHD:DAT
Data hold time
100
–
ns
tSU:DAT
Data setup time
100
–
ns
tR
Rise time
–
300
ns
tF
Fall time
–
300
ns
tSU:STO
Setup time for STOP condition
0.6
–
s
tBUF
Bus-free time between STOP and START conditions
1.3
–
s
Document Number: 38-07186 Rev. *M
Page 14 of 25
CY22393/CY223931
CY22394
CY22395
Absolute Maximum Conditions
Package power dissipation ...................................... 350 mW
Supply voltage .............................................–0.5 V to +7.0 V
Static discharge voltage
(per MIL-STD-883, Method 3015) ......................... > 2000 V
DC input voltage ......................... –0.5 V to + (AVDD + 0.5 V)
Latch up (per JEDEC 17) ................................... > ±200 mA
Storage temperature ................................ –65 °C to +125 °C
Stresses exceeding absolute maximum conditions may cause
permanent damage to the device. These conditions are stress
ratings only. Functional operation of the device at these or any
other conditions beyond those indicated in the operation
sections of this data sheet is not implied. Extended exposure to
Absolute Maximum Conditions may affect reliability.
Junction temperature ................................................. 125 °C
Data retention at Tj = 125 °C ................................> 10 years
Maximum programming cycles ....................................... 100
Operating Conditions
Min
Typ
Max
Unit
VDD/AVDD/LVDD
Parameter
Supply voltage
Description
All
Part Numbers
3.135
3.3
3.465
V
LVDD
2.5 V output supply voltage
CY22395
2.375
2.5
2.625
V
TA
Commercial operating
temperature, Ambient
All
0
–
+70
C
–40
–
+85
C
All
–
–
15
pF
8
–
30
MHz
1
–
166
MHz
1
–
150
MHz
Min
Typ
Max
Unit
8
–
30
MHz
Industrial operating temperature, All
Ambient
CLOAD_OUT
Maximum load capacitance
fREF
External reference crystal
All
External reference clock,[2]
Commercial
All
clock,[2]
All
External reference
Industrial
Recommended Crystal Specifications
Parameter
Description
Conditions
FNOM
Nominal crystal frequency
Parallel resonance, fundamental
mode
CLNOM
Nominal load capacitance
–
8
–
20
pF
R1
Equivalent series resistance
(ESR)
Fundamental mode
–
–
50
DL
Crystal drive level
No external series resistor assumed
–
0.5
2
mW
Note
2. External input reference clock must have a duty cycle between 40% and 60%, measured at VDD/2.
Document Number: 38-07186 Rev. *M
Page 15 of 25
CY22393/CY223931
CY22394
CY22395
3.3 V Electrical Characteristics
Parameter
IOH
Description
Conditions[3]
Min
Typ
Max
Unit
current[4]
VOH = (L)VDD – 0.5, (L)VDD = 3.3 V
12
24
–
mA
Output high
current[4]
IOL
Output low
VOL = 0.5, (L)VDD = 3.3 V
12
24
–
mA
CXTAL_MIN
Crystal load capacitance[4]
Capload at minimum setting
–
6
–
pF
CXTAL_MAX
Crystal load
capacitance[5]
Capload at maximum setting
–
30
–
pF
CIN
Input pin capacitance[4]
Except crystal pins
–
7
–
pF
VIH
High-level input voltage
CMOS levels,% of AVDD
70%
–
–
AVDD
VIL
Low-level input voltage
CMOS levels,% of AVDD
–
–
30%
AVDD
IIH
Input high current
VIN = AVDD – 0.3 V
–
100 MHz or divider = 1,
measured at VDD/2
40%
50%
60%
t3
Rising edge slew rate[8]
Output clock rise time, 20% to 80%
of VDD
0.75
1.4
–
V/ns
t4
Falling edge slew rate[8]
Output clock fall time, 20% to 80%
of VDD
0.75
1.4
–
V/ns
t5
Output three-state timing[8]
Time for output to enter or leave
three-state mode after
SHUTDOWN/OE switches
–
150
300
ns
t6
Clock jitter[8, 11]
Peak-to-peak period jitter, CLK
outputs measured at VDD/2
–
400
–
ps
v7
P+/P– crossing point[8]
Crossing point referenced to Vdd/2,
balanced resistor network
(CY22394 only)
–0.2
0
0.2
V
t8
P+/P– jitter[8, 11]
Peak-to-peak period jitter, P+/P–
outputs measured at crossing point
(CY22394 only)
–
200
–
ps
t9
Lock time[8]
PLL Lock Time from Power up
–
1.0
3
ms
Min
Typ
Max
Unit
–
–
133
MHz
40%
50%
60%
2.5 V Switching Characteristics
(CY22395 only)[12]
Parameter
Description
Conditions
1/t1_2.5
Output frequency[8, 9]
Clock output limit, LVCMOS
t2_2.5
Output duty cycle[8, 10]
Duty cycle for outputs,
defined as t2 t1
measured at LVDD/2
t3_2.5
Rising edge slew rate[8]
Output clock rise time, 20% to 80%
of LVDD
0.5
1.0
–
V/ns
t4_2.5
Falling edge slew rate[8]
Output clock fall time, 20% to 80%
of LVDD
0.5
1.0
–
V/ns
Notes
8. Guaranteed by design, not 100% tested.
9. Guaranteed to meet 20%–80% output thresholds, duty cycle, and crossing point specifications.
10. Reference Output duty cycle depends on XTALIN duty cycle.
11. Jitter varies significantly with configuration. Reference Output jitter depends on XTALIN jitter and edge rate.
12. VDDL is only specified and characterized at 3.3 V ± 5% and 2.5 V ± 5%. VDDL may be powered at any value between 3.465 and 2.375.
Document Number: 38-07186 Rev. *M
Page 17 of 25
CY22393/CY223931
CY22394
CY22395
Switching Waveforms
Figure 7. All Outputs, Duty Cycle and Rise and Fall Time
t1
t2
OUTPUT
t3
t4
Figure 8. Output Tristate Timing
OE
t5
t5
ALL
TRISTATE
OUTPUTS
Figure 9. CLK Output Jitter
t6
CLK
OUTPUT
Figure 10. P+/P– Crossing Point and Jitter
t8
P–
v7
VDD/2
P+
Figure 11. CPU Frequency Change
SELECT
OLD SELECT
Fold
NEW SELECT STABLE
t9
Fnew
CPU
Document Number: 38-07186 Rev. *M
Page 18 of 25
CY22393/CY223931
CY22394
CY22395
Test Circuit
Figure 12. Test Circuit
AV DD
CLK out
C LOAD
0.1 F
(L)V
V DD
P+/P- out
DD
0.1 F
GND
Document Number: 38-07186 Rev. *M
Page 19 of 25
CY22393/CY223931
CY22394
CY22395
Ordering Information
Ordering Code
Package Type
Product Flow
Pb-free
CY22393FXC
16-pin TSSOP
Commercial, 0 °C to 70 °C
CY22393FXCT
16-pin TSSOP - Tape and Reel
Commercial, 0 °C to 70 °C
CY22393FXI
16-pin TSSOP
Industrial, –40 °C to 85 °C
CY22393FXIT
16-pin TSSOP - Tape and Reel
Industrial, –40 °C to 85 °C
CY223931FXI
16-pin TSSOP with NiPdAu lead finish
Industrial, –40 °C to 85 °C
CY22394FXC
16-pin TSSOP
Commercial, 0 °C to 70 °C
CY22394FXCT
16-pin TSSOP - Tape and Reel
Commercial, 0 °C to 70 °C
CY22394FXI
16-pin TSSOP
Industrial, –40 °C to 85 °C
CY22394FXIT
16-pin TSSOP - Tape and Reel
Industrial, –40 °C to 85 °C
CY22395FXC
16-pin TSSOP
Commercial, 0 °C to 70 °C
CY22395FXCT
16-pin TSSOP - Tape and Reel
Commercial, 0 °C to 70 °C
CY22395FXI
16-pin TSSOP
Industrial, –40 °C to 85 °C
CY22395FXIT
16-pin TSSOP - Tape and Reel
Industrial, –40 °C to 85 °C
Programmer
CY3672-USB
Programmer
CY3698
CY22392F, CY22393F, CY22394F, and
CY22395F Adapter for CY3672-USB
Possible Configurations
Some product offerings are factory programmed customer specific devices with customized part numbers. The Possible
Configurations table shows the available device types, but not complete part numbers. Contact your local Cypress FAE or sales
representative for more information.
Ordering Code
Package Type
Product Flow
Pb-free
CY22393ZXC-xxx
16-pin TSSOP
Commercial, 0 °C to 70 °C
CY22393ZXC-xxxT
16-pin TSSOP - Tape and Reel
Commercial, 0 °C to 70 °C
CY22393ZXI-xxx
16-pin TSSOP
Industrial, –40 °C to 85 °C
CY22393ZXI-xxxT
16-pin TSSOP - Tape and Reel
Industrial, –40 °C to 85 °C
CY22394ZXC-xxx
16-pin TSSOP
Commercial, 0 °C to 70 °C
CY22394ZXC-xxxT
16-pin TSSOP - Tape and Reel
Commercial, 0 °C to 70 °C
CY22394ZXI-xxx
16-pin TSSOP
Industrial, –40 °C to 85 °C
CY22394ZXI-xxxT
16-pin TSSOP - Tape and Reel
Industrial, –40 °C to 85 °C
CY22395ZXC-xxx
16-pin TSSOP
Commercial, 0 °C to 70 °C
CY22395ZXC-xxxT
16-pin TSSOP - Tape and Reel
Commercial, 0 °C to 70 °C
CY22395ZXI-xxx
16-pin TSSOP
Industrial, –40 °C to 85 °C
CY22395ZXI-xxxT
16-pin TSSOP - Tape and Reel
Industrial, –40 °C to 85 °C
Document Number: 38-07186 Rev. *M
Page 20 of 25
CY22393/CY223931
CY22394
CY22395
Ordering Code Definitions
CY 22393 (1) (F) ZX C (-xxx) (T)
T = tape and reel, blank = tube
Configuration specific identifier (factory programmed)
Temperature Range: C = Commercial, I = Industrial
Package:
ZX = TSSOP, Pb-free (factory programmed)
X = TSSOP, Pb-free (field programmable)
F = field programmable, blank = factory programmed
Lead finish:1 = NiPdAu, blank = unspecified
Part Identifier:
CY22393: 3.3 V CMOS clock generator
CY22394: CMOS and LVPECL clock generator
CY22395: 3.3 V/2.5 V CMOS clock generator
Company Code: CY = Cypress Semiconductor
Document Number: 38-07186 Rev. *M
Page 21 of 25
CY22393/CY223931
CY22394
CY22395
Package Diagram
Figure 13. 16-Pin TSSOP 4.40 mm Body Z16.173
51-85091 *E
Document Number: 38-07186 Rev. *M
Page 22 of 25
CY22393/CY223931
CY22394
CY22395
Acronyms
Acronym
Document Conventions
Description
Units of Measure
CMOS
complementary metal oxide semiconductor
ESR
equivalent series resistance
°C
degree Celsius
FAE
field application engineer
MHz
megahertz
FET
field effect transistor
A
microampere
LVCMOS
low voltage complementary metal oxide semiconductor
F
microfarad
mA
milliampere
LVPECL
low voltage positive emitter coupled logic
mm
millimeter
LVTTL
low voltage transistor-transistor logic
ms
millisecond
MPEG
motion picture experts group
mW
milliwatt
OE
output enable
ns
nanosecond
PECL
positive emitter coupled logic
ppm
parts per million
PLL
phase-locked loop
pF
picofarad
TSSOP
thin shrink small outline package
ps
picosecond
V
volt
Document Number: 38-07186 Rev. *M
Symbol
Unit of Measure
Page 23 of 25
CY22393/CY223931
CY22394
CY22395
Document History Page
Document Title: CY22393/CY223931/CY22394/CY22395, Three-PLL Serial-Programmable Flash-Programmable Clock
Generator
Document Number: 38-07186
Rev.
ECN
Orig. of
Change
Submission
Date
Description of Change
**
111984
DSG
12/09/2001
Change from Spec number: 38-01144 to 38-07186
*A
129388
RGL
10/13/2003
Added timing information
*B
237755
RGL
See ECN
Added Lead-Free Devices
*C
848580
RGL
See ECN
Added references to I2C; removed all references to SPI
*D
2584052
AESA / KVM
10/10/2008
Updated template. Added Note “Not recommended for new designs.”
Added part number CY22393FC, and CY22393FCT in Ordering Information
table. Removed part number CY22393FI, CY22393FIT, CY22393ZI-XXX,
CY22393ZI-XXXT, CY22393FC, CY22393FCT, CY22392FI, CY22392FIT,
CY22394ZC-XXX, CY22394ZC-XXXT, CY22394ZI-XXX, CY22394ZI-XXXT,
CY22394FI, CY22394FIT, CY22395ZC-XXX, CY22395ZC-XXXT,
CY22395ZI-XXX, CY22395ZI-XXXT, CY22395FC, CY22395FCT, and
CY22395FI in Ordering Information table. Changed Lead-Free to Pb-Free.
Changed serial interface hold time (TDH) from 0ns to 100ns.
Replaced I2C references with “2-wire serial interface”
*E
2634202
KVM / AESA
01/09/2009
Changed title to include CY223931. Added CY223931 to page 1 features list.
Added part number CY223931FXI. Added CY22393_I to the Selector Guide
(p.2), and changed the format of the part numbers. Added overbar to
SUSPEND in Pin Definitions table
*F
2748211
TSAI
08/10/2009
Posting to external web.
*G
2897775
KVM
03/23/2010
Removed inactive parts. Moved xxx part numbers to Possible Configurations
table.
*H
3048452
BASH
10/05/2010
Added table of contents, crystal parameter table, ordering code definition,
acronym and units tables.
Added section Crystal Drive Level and Power.
Removed FTG from CY3672.
Updated Package Diagram.
Removed Benefits from page 1.
Updated Figure 1 on page 5.
*I
3562729
PURU
03/27/2012
Updated Package Diagram.
*J
4576237
PURU
11/21/2014
Updated Functional Description:
Added “For a complete list of related documentation, click here.” at the end.
Updated Serial Bus Programming Protocol and Timing:
Updated Figure 2 (Updated last ACK in SDAT Read-Current Address Read
and SDAT Read-Multiple Contiguous Registers to “NACK”).
Updated Package Diagram:
spec 51-85091 – Changed revision from *D to *E.
*K
4669878
XHT
02/25/2015
Updated Serial Bus Programming Protocol and Timing:
Removed Figure 2 “Data Transfer Sequence on the Serial Bus”.
Updated Serial Programming Interface Timing:
Added Figure 6.
Updated Serial Programming Interface Timing Specifications:
Updated details in “Parameter” and “Description” columns.
*L
5274688
PSR
05/17/2016
Updated Functional Overview:
Updated General Purpose Inputs:
Updated description.
Added Thermal Resistance.
Updated to new template.
*M
5734090
AESATMP7
05/11/2017
Updated Cypress Logo and Copyright.
Document Number: 38-07186 Rev. *M
Page 24 of 25
CY22393/CY223931
CY22394
CY22395
Sales, Solutions, and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office
closest to you, visit us at Cypress Locations.
PSoC®Solutions
Products
ARM® Cortex® Microcontrollers
Automotive
cypress.com/arm
cypress.com/automotive
Clocks & Buffers
cypress.com/clocks
Interface
Lighting & Power Control
cypress.com/interface
cypress.com/powerpsoc
Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF
cypress.com/memory
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP| PSoC 6
Cypress Developer Community
Forums | Projects | Video | Blogs | Training | Components
Technical Support
cypress.com/support
cypress.com/psoc
cypress.com/touch
cypress.com/usb
cypress.com/wireless
© Cypress Semiconductor Corporation, 2001-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document,
including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries
worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other
intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress
hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to
modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users
(either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as
provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation
of the Software is prohibited.
TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE
OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent
permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any
product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is
the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products
are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or
systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the
device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably
expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim,
damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other
liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.
Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in
the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.
Document Number: 38-07186 Rev. *M
Revised May 11, 2017
Page 25 of 25
工商网监
湘ICP备2023018690号
