CY2304
3.3 V Zero Delay Buffer
3.3 V Zero Delay Buffer
Features
■ ■ ■ ■ ■ ■ ■ ■
Zero input-output propagation delay, adjustable by capacitive load on FBK input Multiple configurations Multiple low-skew outputs 10 MHz to 133 MHz operating range 90 ps typical peak cycle-to-cycle jitter at 15 pF, 66 MHz Space-saving 8-pin 150-mil SOIC package 3.3 V operation Industrial temperature available
one of the outputs. The input-to-output skew is guaranteed to be less than 250 ps, and output-to-output skew is guaranteed to be less than 200 ps. The CY2304 has two banks of two outputs each. The CY2304 PLL enters a power down state when there are no rising edges on the REF input. In this mode, all outputs are three-stated and the PLL is turned off, resulting in less than 25 A of current draw. Multiple CY2304 devices can accept the same input clock and distribute it in a system. In this case, the skew between the outputs of two devices is guaranteed to be less than 500 ps. The CY2304 is available in two different configurations, as shown in Table 1. The CY2304–1 is the base part, where the output frequencies equal the reference if there is no counter in the feedback path. The CY2304–2 allows the user to obtain Ref and 1/2x or 2x frequencies on each output bank. The exact configuration and output frequencies depends on which output drives the feedback pin.
Functional Description
The CY2304 is a 3.3 V zero delay buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high performance applications. The part has an on-chip phase-locked loop (PLL) that locks to an input clock presented on the REF pin. The PLL feedback is required to be driven into the FBK pin, and can be obtained from
Logic Block Diagram
FBK
CLKA1 REF PLL CLKA2 /2
Extra Divider (-2)
CLKB1
CLKB2
Table 1. Available Configurations Device CY2304-1 CY2304-2 CY2304-2 FBK from Bank A or B Bank A Bank B Bank A Frequency Reference Reference 2 × Reference Bank B Frequency Reference Reference/2 Reference
Cypress Semiconductor Corporation Document Number: 38-07247 Rev. *I
•
198 Champion Court
•
San Jose, CA 95134-1709 • 408-943-2600 Revised February 4, 2011
[+] Feedback
CY2304
Contents
Pinout ................................................................................ 3 Zero Delay and Skew Control .......................................... 4 Maximum Ratings ............................................................. 5 Operating Conditions for CY2304SXC Commercial Temperature Devices ............ 5 Electrical Characteristics for CY2304SXC Commercial Temperature Devices ............ 5 Switching Characteristics for CY2304SXC Commercial Temperature Devices ............ 6 Electrical Characteristics for CY2304SXI Industrial Temperature Devices .................. 7 Operating Conditions for CY2304SXI Industrial Temperature Devices .................. 7 Switching Characteristics for CY2304SXI Industrial Temperature Devices .................. 8 Switching Waveforms ...................................................... 9 Ordering Information ...................................................... 10 Ordering Code Definitions ......................................... 10 Package Drawing and Dimensions ............................... 11 Acronyms ........................................................................ 12 Document Conventions ................................................. 12 Units of Measure ....................................................... 12 Document History Page ................................................. 13 Sales, Solutions, and Legal Information ...................... 14 Worldwide Sales and Design Support ....................... 14 Products .................................................................... 14 PSoC Solutions ......................................................... 14
Document Number: 38-07247 Rev. *I
Page 2 of 14
[+] Feedback
CY2304
Pinout
Figure 1. 8-pin SOIC - Top View
REF CLKA1 CLKA2 GND
1 2 3 4 8 7 6 5 FBK VDD CLKB2 CLKB1
Table 2. Pin Definitions - 8-pin SOIC Pin 1 2 3 4 5 6 7 8 Signal REF
[1] [2] [2]
l
Description Input reference frequency, 5-V tolerant input Clock output, Bank A Clock output, Bank A Ground Clock output, Bank B Clock output, Bank B 3.3-V supply PLL feedback input
CLKA1 CLKA2 GND
CLKB1[2] CLKB2[2] VDD FBK
Notes 1. Weak pull-down. 2. Weak pull-down on all outputs.
Document Number: 38-07247 Rev. *I
Page 3 of 14
[+] Feedback
CY2304
Zero Delay and Skew Control
Figure 2. REF. Input to CLKA/CLKB Delay vs. Difference in Loading Between FBK Pin and CLKA/CLKB Pins
To close the feedback loop of the CY2304, the FBK pin can be driven from any of the four available output pins. The output driving the FBK pin is driving a total load of 7 pF, with any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust the input-output delay. This is shown in Figure 2. For applications requiring zero input-output delay, all outputs including the one providing feedback must be equally loaded. If input-output delay adjustments are required, use the graph shown in Figure 2 to calculate loading differences between the feedback output and remaining outputs. For zero output-output skew, be sure to load outputs equally. For further information on using CY2304, refer to the application note AN1234 “CY2308: Zero Delay Buffer”.
Document Number: 38-07247 Rev. *I
Page 4 of 14
[+] Feedback
CY2304
Maximum Ratings
Supply voltage to ground potential.................–0.5 V to +7.0 V DC input voltage (except Ref)...............–0.5 V to VDD + 0.5 V DC input voltage REF.............................................–0.5 V to 7 V Storage temperature ..................................–65 °C to +150 °C Junction temperature ..................................................150 °C Static discharge voltage (per MIL-STD-883, Method 3015).............................> 2000 V
Operating Conditions for CY2304SXC Commercial Temperature Devices
Parameter VDD TA CL CIN tPU Supply voltage Operating temperature (ambient temperature) Load capacitance (below 100 MHz) Load capacitance (from 100 MHz to 133 MHz) Input capacitance[3] Power-up time for all VDDs to reach minimum specified voltage (power ramps must be monotonic) Description Min 3.0 0 – – – 0.05 Max 3.6 70 30 15 7 50 Unit V °C pF pF pF ms
Electrical Characteristics for CY2304SXC Commercial Temperature Devices
Parameter VIL VIH IIL IIH VOL VOH IDD Description Input LOW voltage Input HIGH voltage Input LOW current Input HIGH current Output LOW Output HIGH voltage[4] voltage[4] VIN = 0 V VIN = VDD IOL = 8 mA (–1, –2) IOH = –8 mA (–1, –2) REF = 0 MHz Unloaded outputs, 100 MHz REF, Select inputs at VDD or GND Unloaded outputs, 66 MHz REF (–1,–2) Unloaded outputs, 33 MHz REF (–1,–2) Test Conditions Min – 2.0 – – – 2.4 – – – – Max 0.8 – 50.0 100.0 0.4 – 12.0 45.0 32.0 18.0 Unit V V A A V V A mA mA mA
IDD (PD mode) Power-down supply current Supply current
Notes 3. Applies to both REF clock and FBK. 4. Parameter is guaranteed by design and characterization. Not 100% tested in production.
Document Number: 38-07247 Rev. *I
Page 5 of 14
[+] Feedback
CY2304
Switching Characteristics for CY2304SXC Commercial Temperature Devices
Parameter[5] t1 t1 tDC tDC t3 t3 t4 t4 t5 Name Output frequency Output frequency Duty cycle (–1,–2)
[6]
Test Conditions 30 pF load, all devices 15 pF load, –1, –2 devices Measured at 1.4 V, FOUT = 66.66 MHz, 30-pF load Measured at 1.4 V, FOUT < 50 MHz, 15-pF load Measured between 0.8 V and 2.0 V, 30-pF load Measured between 0.8 V and 2.0 V, 15-pF load Measured between 0.8 V and 2.0 V, 30-pF load Measured between 0.8 V and 2.0 V, 15 pF load All outputs equally loaded
Min 10 10 40.0 45.0 – – – – – – – – – – – – – – –
Typ – – 50.0 50.0 – – – – – – – 0 0 90 – – – – –
Max 100 133.3 60.0 55.0 2.20 1.50 2.20 1.50 200 200 400 250 500 175 200 100 400 375 1.0
Unit MHz MHz % % ns ns ns ns ps ps ps ps ps ps ps ps ps ps ms
= t2 t1
Duty cycle[6] = t2 t1 (–1,–2) Rise time[6] (–1, –2) Rise time[6] (–1, –2) Fall time[6] (–1, –2) Fall time[6] (–1, –2) Output-to-output skew on same Bank (–1,–2)[6]
Output bank A to output bank All outputs equally loaded B skew (–1) Output bank A to output bank All outputs equally loaded B skew (–2) t6 t7 tJ Skew, REF rising edge to FBK rising edge[6] Device-to-device skew[6] Cycle-to-cycle jitter[6] (–1) Measured at VDD/2 Measured at VDD/2 on the FBK pins of devices Measured at 66.67 MHz, loaded outputs, 15-pF load Measured at 66.67 MHz, loaded outputs, 30-pF load Measured at 133.3 MHz, loaded outputs, 15-pF load tJ Cycle-to-cycle jitter[6] (–2) Measured at 66.67 MHz, loaded outputs 30-pF load Measured at 66.67 MHz, loaded outputs 15-pF load tLOCK PLL lock time[6] Stable power supply, valid clocks presented on REF and FBK pins
Notes 5. All parameters are specified with loaded output. 6. Parameter is guaranteed by design and characterization. Not 100% tested in production.
Document Number: 38-07247 Rev. *I
Page 6 of 14
[+] Feedback
CY2304
Operating Conditions for CY2304SXI Industrial Temperature Devices
Parameter VDD TA CL CIN Supply voltage Operating temperature (ambient temperature) Load capacitance (below 100 MHz) Load capacitance (from 100 MHz to 133 MHz) Input capacitance Description Min 3.0 –40 – – – Max 3.6 85 30 15 7 Unit V °C pF pF pF
Electrical Characteristics for CY2304SXI Industrial Temperature Devices
Parameter VIL VIH IIL IIH VOL VOH IDD Description Input LOW voltage Input HIGH voltage Input LOW current Input HIGH current Output LOW Output HIGH voltage[7] voltage[7] VIN = 0 V VIN = VDD IOL = 8 mA (–1, –2) IOH = –8 mA (–1, –2) Unloaded outputs, 100 MHz, Select inputs at VDD or GND Unloaded outputs, 66 MHz REF (–1, –2) Unloaded outputs, 33 MHz REF (–1, –2) Test Conditions Min – 2.0 – – – 2.4 – – – – Max 0.8 – 50.0 100.0 0.4 – 25.0 45.0 35.0 20.0 Unit V V A A V V A mA mA mA
IDD (PD mode) Power-down supply current REF = 0 MHz Supply current
Note 7. Parameter is guaranteed by design and characterization. Not 100% tested in production.
Document Number: 38-07247 Rev. *I
Page 7 of 14
[+] Feedback
CY2304
Switching Characteristics for CY2304SXI Industrial Temperature Devices
Parameter[8] t1 t1 tDC tDC t3 t3 t4 t4 t5 Name Output frequency Output frequency Duty cycle[9] = t2 t1 (–1,–2) Duty cycle[9] = t2 t1 (–1,–2) Rise time[9] (–1, –2) Rise time[9] (–1, –2) Fall time[9] (–1, –2) Fall time[9] (–1, –2) Output-to-output skew on same bank (–1,–2)[9] Output bank A to output bank B skew (–1) Output bank A to output bank B skew (–2) t6 t7 tJ Skew, REF rising edge to FBK rising edge[9] Device-to-device skew[9] Cycle-to-cycle jitter[9] (–1) Test Conditions 30-pF load, All devices 15-pF load, All devices Measured at 1.4 V, FOUT = 66.66 MHz, 30-pF load Measured at 1.4 V, FOUT < 50 MHz, 15-pF load Measured between 0.8 V and 2.0 V, 30-pF load Measured between 0.8 V and 2.0 V, 15-pF load Measured between 0.8 V and 2.0 V, 30-pF load Measured between 0.8 V and 2.0 V, 15-pF load All outputs equally loaded All outputs equally loaded All outputs equally loaded Measured at VDD/2 Measured at VDD/2 on the FBK pins of devices Measured at 66.67 MHz, loaded outputs, 15-pF load Measured at 66.67 MHz, loaded outputs, 30-pF load Measured at 133.3 MHz, loaded outputs, 15-pF load tJ Cycle-to-cycle jitter[9] (–2) Measured at 66.67 MHz, loaded outputs, 30-pF load Measured at 66.67 MHz, loaded outputs, 15-pF load tLOCK PLL lock time[9] Stable power supply, valid clocks presented on REF and FBK pins Min 10 10 40.0 45.0 – – – – – – – – – – – – – – – Typ. – – 50.0 50.0 – – – – – – – 0 0 – – – – – – Max 100 133.3 60.0 55.0 2.50 1.50 2.50 1.50 200 200 400 250 500 180 200 100 400 380 1.0 Unit MHz MHz % % ns ns ns ns ps ps ps ps ps ps ps ps ps ps ms
Notes 8. All parameters are specified with loaded output. 9. Parameter is guaranteed by design and characterization. Not 100% tested in production.
Document Number: 38-07247 Rev. *I
Page 8 of 14
[+] Feedback
CY2304
Switching Waveforms
Figure 2. Duty Cycle Timing
t1 t2 1.4V 1.4V 1.4V
Figure 3. All Outputs Rise/Fall Time
2.0V 0.8V t3 2.0V 0.8V t4 3.3V 0V
OUTPUT
Figure 4. Output-Output Skew
OUTPUT 1.4V
OUTPUT t5
1.4V
Figure 5. Input-Output Skew
VDD/2
INPUT
FBK t6
VDD/2
Figure 6. Device-Device Skew
VDD/2
FBK, Device 1
FBK, Device 2 t7
VDD/2
Document Number: 38-07247 Rev. *I
Page 9 of 14
[+] Feedback
CY2304
Figure 7. Test Circuit # 1 VDD 0.1 F OUTPUTS V DD 0.1 F GND GND CLK OUT C LOAD
Test circuit for all parameters
Ordering Information
Ordering Code Pb-free CY2304SXC–1 CY2304SXC–1T CY2304SXI–1 CY2304SXI–1T CY2304SXC–2 CY2304SXC–2T CY2304SXI–2 CY2304SXI–2T 8-pin 150-mil SOIC 8-pin 150-mil SOIC - Tape and Reel 8-pin 150-mil SOIC 8-pin 150-mil SOIC - Tape and Reel 8-pin 150-mil SOIC 8-pin 150-mil SOIC - Tape and Reel 8-pin 150-mil SOIC 8-pin 150-mil SOIC - Tape and Reel Commercial Commercial Industrial Industrial Commercial Commercial Industrial Industrial Package Type Operating Range
Ordering Code Definitions
CY 2304 S X X-X T
T = Tape and Reel X = 1 or 2 Temperature Range: X = C or I C = Commercial; I = Industrial X = Pb-free S = SOIC Base Device Part Number Company ID: CY = Cypress
Document Number: 38-07247 Rev. *I
Page 10 of 14
[+] Feedback
CY2304
Package Drawing and Dimensions
Figure 8. 8-pin (150-Mil) SOIC S8
51-85066 *D
Document Number: 38-07247 Rev. *I
Page 11 of 14
[+] Feedback
CY2304
Acronyms
Acronym PCI PLL SDRAM SOIC TSSOP ZDB Description Personal computer interconnect Phase locked loop Synchronous dynamic random access memory Small outline integrated circuit Thin small outline package Zero delay buffer
Document Conventions
Units of Measure
Symbol Unit of Measure degree Celsius micro Amperes milli Amperes milli seconds Mega Hertz nano seconds pico Farad pico seconds Volts
C
µA mA ms MHz ns pF ps V
Document Number: 38-07247 Rev. *I
Page 12 of 14
[+] Feedback
CY2304
Document History Page
Document Title: CY2304 3.3 V Zero Delay Buffer Document Number: 38-07247 Rev. ** *A *B *C *D *E ECN 110512 112294 113934 121851 308436 2542331 Orig. of Change SZV CKN CKN RBI RGL AESA Submission Date 12/11/01 03/04/02 05/01/02 12/14/02 01/26/05 09/18/08 Description of Change Change from Spec number: 38-01010 to 38-07247 On Pin Configuration Diagram (p.1), swapped CLKA2 and CLKA1 Added Operating Conditions for CY2304SI-X Industrial Temperature Devices, p. 4 Power up requirements added to Operating Conditions Information Added Lead-free Devices Updated template. Added Note “Not recommended for new designs.” Removed part number CY2304SI-2 and CY2304SI-2T. Changed Lead-Free to Pb-Free. Changed IDD (PD mode) from 12.0 to 25.0 A. Deleted Duty Cycle parameters for FOUT < 50.0 MHz for commercial and industrial devices. Reverted IDD (PD mode) and Duty Cycle parameters back to the values in revision *D: Changed IDD (PD mode) from 25 to 12 A for commercial devices. Added Duty Cycle parameters for FOUT < 50.0 MHz for commercial and industrial devices. Removed parts CY2304SC-1, CY2304SC-1T,CY2304SC-2,CY2304SC-2T,CY2304SI-1,CY2304SI-1T from the ordering information table. Updated Package Diagram. Corrected part number in all table titles (pages 3 to 5) from CY2304SC-X and CY2304SI-X to CY2304SXC and CY2304SXI. Removed “except t8” from Figure 7 Updated in new template.
*F
2673353
KVM/PYRS
03/13/09
*G
2906571
KVM
04/07/10
*H
3072674
BASH
10/27/2010
*I
3162681
BASH
02/04/2011
Document Number: 38-07247 Rev. *I
Page 13 of 14
[+] Feedback
CY2304
Sales, Solutions, and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.
Products
Automotive Clocks & Buffers Interface Lighting & Power Control Memory Optical & Image Sensing PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless
PSoC Solutions
psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5
© Cypress Semiconductor Corporation, 2001-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement.
Document Number: 38-07247 Rev. *I
Revised February 4, 2011
Page 14 of 14
All products and company names mentioned in this document may be the trademarks of their respective holders.
[+] Feedback
