CY25823_11

CY25823 CK-SSCD Spread Spectrum Differential Clock Specification Features ■ ■ ■ ■ 3.3 V operation 96- and 100-MHz frequency support Selectable slew rate control 200-ps jitter ■ ■ ■ ■ I2C programmability 250-μA power-down current Lexmark Spread Spectrum for best electromagnetic interference (EMI) reduction 16-pin TSSOP package Logic Block Diagram VDD VDDA REFOUT CLKOUT (SSCG Output) CLKOUT# Clock Input Freq. Divider M Phase Detector Charge Pump Σ Modulating Waveform VCO Post Dividers SDATA SCLK PWRDWN Logic Control Feedback Divider N PLL VSS VSSA Cypress Semiconductor Corporation Document Number: 38-07579 Rev. *D • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised March 16, 2011 [+] Feedback CY25823 Contents Pin Configuration ............................................................. 3 Pin Definitions .................................................................. 3 Serial Data Interface ......................................................... 4 Data Protocol .................................................................... 4 Control Register ......................................................... 5 [7:2] Control Register .................................................. 6 [1:0] Control Register (Charge Pump Settings) ........... 6 Bytes 2 through 5: Reserved Registers ....................... 6 Control All Test Mode .................................................. 6 Control All Charge Pump ............................................. 6 Vendor/Revision ID Register ....................................... 6 Spread Enable and Spread Select[3:0] ........................... 7 Charge Pump Select Byte1 [1:0] ..................................... 7 PWRDWN (Power-down) Clarification ............................ 7 Absolute Maximum Conditions ....................................... 9 DC Electrical Specifications ............................................ 9 AC Electrical Specifications .......................................... 10 Application Schematic ................................................... 11 Ordering Information ...................................................... 13 Ordering Code Definitions ......................................... 13 Package Drawing and Dimension ................................ 13 Acronyms ........................................................................ 14 Document Conventions ................................................. 14 Units of Measure ....................................................... 14 Document History Page ................................................. 15 Sales, Solutions, and Legal Information ...................... 15 Worldwide Sales and Design Support ....................... 15 Products .................................................................... 15 PSoC Solutions ......................................................... 15 Document Number: 38-07579 Rev. *D Page 2 of 15 [+] Feedback CY25823 Pin Configuration Figure 1. 16-Pin TSSOP CLKIN S3 S2 S1 PW RDW N REFOUT/SEL SCLK SDATA 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VDDA VSSA IREF VSSIREF CLKOUT CLKOUT# VSS VDD Pin Definitions Pin No 1 2,3,4 5 6 S[3:1] PWRDWN REFOUT/SEL Name CLKIN Type Input Input Input I/O Description 3.3 V 14.131818-MHz single-ended clock input Spread Spectrum configuration 3.3 V LVTTL input for power-down active high, no pull-up or pull-down Latched input during power-up, 1 (10K external pull-up) = 100 MHz or 0 (10K external pull-down) = 96 MHz. After power-up it becomes 14.31818-MHz REFOUT clock. SMBus-compatible SCLK SMBus-compatible SDATA 3.3 V power supply for logic and outputs Ground for logic and outputs 0.7 V 96-MHz or 100-MHz Spread Spectrum differential clock output 0.7 V 96-MHz or 100-MHz Spread Spectrum differential clock output Current reference ground Typically a precision 475Ω external resistor is connected between this pin and VSSIREF to set IOUT (drive current) of CLKOUT differential driver. Ground for PLL 3.3 V power supply for PLL 7 8 9 10 11 12 13 14 SCLK SDATA VDD VSS CLKOUT# CLKOUT VSSIREF IREF Input I/O 3.3 V Ground Output Output Ground Input 15 16 VSSA VDDA Ground 3.3 V Document Number: 38-07579 Rev. *D Page 3 of 15 [+] Feedback CY25823 Serial Data Interface To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions such as individual clock output buffers can be individually enabled or disabled. The registers associated with the Serial Data Interface initializes to their default setting upon power-up, and therefore use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required. The interface can also be used during system operation for power management functions. Data Protocol The clock driver serial protocol accepts byte write, byte read, block write, and block read operation from the controller. For block write/read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. For byte write and byte read operations, the system controller can access individual indexed bytes. The offset of the indexed byte is encoded in the command code, as described in Table 1. The block write and block read protocol is outlined in Table 2 while Table 3 outlines the corresponding byte write and byte read protocol.The combined 7 bits slave address and read/write bit form a complete block write (D4h) or block read (D5h) command. Table 1. Command Code Definition Bit 7 (6:0) 0 = Block read or block write operation 1 = Byte read or byte write operation Byte offset for byte read or byte write operation. For block read or block write operations, these bits should be '0000000' Description Table 2. Block Read and Block Write Protocol Block Write Protocol Bit 1 2:8 9 10 11:18 19 20:27 28 29:36 37 38:45 46 .... .... .... .... .... .... Start Slave address – 7 bits (D4) Write = 0 Acknowledge from slave Command Code – 8 bits '00000000' stands for block operation Acknowledge from slave Byte Count – 8 bits Acknowledge from slave Data byte 0 – 8 bits Acknowledge from slave Data byte 1 – 8 bits Acknowledge from slave ...................... Data Byte (N–1) –8 bits Acknowledge from slave Data Byte N –8 bits Acknowledge from slave Stop Description Bit 1 2:8 9 10 11:18 19 20 21:27 28 29 30:37 38 39:46 47 48:55 56 .... .... .... .... Start Slave address – 7 bits (D5) Read = 0 Acknowledge from slave Command Code – 8 bits '00000000' stands for block operation Acknowledge from slave Repeat start Slave address – 7 bits Read = 1 Acknowledge from slave Byte count from slave – 8 bits Acknowledge Data byte from slave – 8 bits Acknowledge Data byte from slave – 8 bits Acknowledge Data bytes from slave/Acknowledge Data byte N from slave – 8 bits Not Acknowledge Stop Block Read Protocol Description Document Number: 38-07579 Rev. *D Page 4 of 15 [+] Feedback CY25823 Table 3. Byte Read and Byte Write Protocol Byte Write Protocol Bit 1 2:8 9 10 11:18 Start Slave address – 7 bits (D4) Write = 1 Acknowledge from slave Command Code – 8 bits '100000xx' stands for byte operation, bits[1:0] of the command code represents the offset of the byte to be accessed Acknowledge from slave Data byte from master – 8 bits Acknowledge from slave Stop Description Bit 1 2:8 9 10 11:18 Start Slave address – 7 bits (D5) Read = 1 Acknowledge from slave Command Code – 8 bits '100000xx' stands for byte operation, bits[1:0] of the command code represents the offset of the byte to be accessed Acknowledge from slave Repeat start Slave address – 7 bits Read = 1 Acknowledge from slave Data byte from slave – 8 bits Not Acknowledge Stop Byte Read Protocol Description 19 20:27 28 29 19 20 21:27 28 29 30:37 38 39 Byte 0: Control Register Bit 7 6 5 4 3 2 1 0 0 S1 S2 S3 SEL100/96# 0 1 0 11, 12 Spread Enable HW/SW Control @Power-up Pin# 11, 12 11, 12 11, 12 11, 12 6 SS0 SS1 SS2 SS3 SEL100/96# Name – – – – Select output frequency, 1 = 100 MHz, 0 = 96 MHz Reserved must equal 0 Spread spectrum enable, 0 = Disable, 1 = Enable Hardware/software control of S[3:0], and output frequency. 0 = hardware control, 1= software control. Pin Description Table 4. Spread Spectrum Select (Charge Pump = 00 or Default Condition) SS3 0 0 0 0 0 0 0 0 1 1 1 1 1 SS2 0 0 0 0 1 1 1 1 0 0 0 0 1 SS1 0 0 1 1 0 0 1 1 0 0 1 1 0 SS0 0 1 0 1 0 1 0 1 0 1 0 1 0 Spread Mode Down Down Down Down Down Down Down Down Center Center Center Center Center Spread Amount % 0.65 0.80 0.90 1.10 1.30 1.40 1.80 2.25 ±0.25 ±0.30 ±0.40 ±0.45 ±0.60 Page 5 of 15 Document Number: 38-07579 Rev. *D [+] Feedback CY25823 Table 4. Spread Spectrum Select (Charge Pump = 00 or Default Condition) (continued) SS3 1 1 1 SS2 1 1 1 SS1 0 1 1 SS0 1 0 1 Spread Mode Center Center Center Spread Amount % ±0.80 ±1.00 ±1.10 Table 5. Spread Spectrum Select (Charge Pump = 11 and 01) SS3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 SS2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 SS1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 SS0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Spread Mode Down Down Down Down Down Down Down Down Center Center Center Center Center Center Center Center Spread Amount % (Charge pump = 11) 0.80 0.90 1.20 1.40 1.60 1.75 2.20 2.60 ±0.38 ±0.40 ±0.50 ±0.60 ±0.75 ±1.00 ±1.15 ±1.30 Spread Amount % (Charge pump = 01) 0.90 1.10 1.40 1.60 2.00 2.20 2.75 3.30 ±0.40 ±0.50 ±0.60 ±0.70 ±0.90 ±1.25 ±1.45 ±1.65 Byte1[7:2] Control Register Bit 7 6 5 4 3 2 0 0 0 0 0 1 11,12 CLKEN @Pup Pin# Name Pin Description Reserved set equal to ‘0’ Reserved set equal to ‘0’ Reserved set equal to ‘0’ Reserved set equal to ‘0’ Reserved set equal to ‘0’ CLKOUT/CLKOUT# enable 0 =Disable, 1 = Enable Byte 1: [1:0] Control Register (Charge Pump Settings) Bit 1 0 0 0 @Pup Default Value 0 0 One Step Higher Than Default 1 1 Two Steps Higher Than Default 1 0 Bytes 2 through 5: Reserved Registers Byte 6: Vendor/Revision ID Register Bit 7 6 5 0 0 0 @Pup Pin# – – – Name – – – Revision ID Bit 3 Revision ID Bit 2 Revision ID Bit 1 Page 6 of 15 Pin Description Document Number: 38-07579 Rev. *D [+] Feedback CY25823 Byte 6: Vendor/Revision ID Register Bit 4 3 2 1 0 0 1 0 0 0 @Pup Pin# – – – – – Name – – – – – Revision ID Bit 0 Vendor ID Bit 3 Vendor ID Bit 2 Vendor ID Bit 1 Vendor ID Bit 0 Pin Description Spread Enable and Spread Select[3:0] Spread Enable and Spread Select[3:0] register bits are used to enable and disable spread spectrum on CLKOUT and to change the spread modulation. When the spread selection changes, the CLKOUT output transits to the target spread selection without deviating from clock specifications. At device power-up spread spectrum is enabled and hardware control mode is enabled. The initial spread-spectrum configuration is determined by the S[3:1] pins, which correspond to the S[3:1] bits in Table 4. The S0 configuration bit is hard-coded to zero when hardware control mode is selected. All four spread spectrum configuration bits, S[3:0], can also be set when the device is in the software control mode. PWRDWN (Power-down) Clarification The PWRDWN (Power-down) pin is used to shut off the clock prior to shutting off power to the device. PWRDWN is an asynchronous active HIGH input. This signal is synchronized internally to the device powering down the clock synthesizer. PWRDWN also is an asynchronous function for powering up the system. When PWRDWN is high, all clocks are tri-stated and the oscillator and PLL are also powered down. All clocks are shut down in a synchronous manner so has not to cause glitches while transitioning to the stopped state. The CLKIN input must be on and within specified operating parameters before PWRDWN is asserted and it must remain in this state while PWRDWN is asserted, see Figure 2. When PWRDWN is de-asserted (CLKIN starts after powerdown de-assertion to meet the IDD≤250μA specification) the clocks should remain stopped until the VCO is stable and within specification (tSTABLE)., see Figure 3. Charge Pump Select Byte1 [1:0] Programming these bits (Byte1[1:0]) via I2C enables the user to have more spread percentage options as described in Table 5. At the start up the default value for byte1[1:0] bits is set to ‘00’, this value can be changed via I2C to have higher spread percentage on CLKOUT and CLKOUT#. Setting the byte[1:0] bits to ‘11’ allows the user to have a slightly higher spread percentage than the default value(00). The ‘01’ option is the highest spread option for maximum EMI reduction. Figure 2. Power-down Assertion PW RDW N C L K IN C lo c k V C O C LKO UT CLKO UT# REFOUT On O ff TpHZ Document Number: 38-07579 Rev. *D Page 7 of 15 [+] Feedback CY25823 Figure 3. Power-down Deassertion VDD PWRDWN CLKIN Clock VCO CLKOUT CLKOUT# REFOUT TpZH Off Starting Tstable Stable Figure 4. Current Reference Circuit IR E F M IR E F + 3.3V C1 IO U T - 2R V REF ∼ 1 .1V R C LK OUT C LK OUT # R REF Document Number: 38-07579 Rev. *D Page 8 of 15 [+] Feedback CY25823 CLKOUT/CLKOUT# Enable Clarification The CLKOUT enable I2C register bit (Byte1, bit2) is used to enable/disable the CLKOUT clock. The PLL and crystal oscillator remains on when the outputs are disabled. When CLKOUT is disabled, the disabled clock is three-stated. The transition to this mode (three-state) is glitch free. Similarly, when CLKOUT is enabled the clock starts in a predictable manner without any glitches or abnormal behavior. Current Reference, IREF The details of the current reference circuit are shown in Figure 4. The operational amplifier in the current reference circuit drives the gate of MIREF with feedback to establish VREF = 1.1 V at both inputs of the amplifier. Thus the reference current is established according to the following formula: IREF = 1.1 V / RREF where RREF is the external resistor and 1.1 V is the reference voltage. The IREF is scaled by 6x at the output stage and IOUT is given as: IOUT = 6 x IREF. The recommended value for RREF is 475 Ohms, which corresponds to the IREF of 2.32mA. Absolute Maximum Conditions Parameter VDD VDDA VIN TS TA TJ ØJC ØJA ESDHBM Description Core Supply Voltage Analog Supply Voltage Input Voltage Temperature, Storage Temperature, Operating Ambient Temperature, Junction Dissipation, Junction to Case Dissipation, Junction to Ambient ESD Protection (Human Body Model) Relative to VSS Non-functional Functional Functional Mil-Spec 883E Method 1012.1 JEDEC (JESD 51) MIL-STD-883, Method 3015 Condition Min. –0.5 –0.5 –0.5 –65 0 – – – 2000 Max. 4.6 4.6 VDD + 0.5 150 70 150 33.89 117.36 – Unit V V VDC °C °C °C °C/W °C/W V DC Electrical Specifications Parameter VDD VDDA VILI2C VIHI2C VIL VIH IIL IOZ IDD IDDS CIN COUT LIN RPU RREF Description Power supply for logic and outputs Power supply for PLL Input Low Voltage Input High Voltage Input Low Voltage Input High Voltage Input Leakage Current High-impedance Output Current Dynamic Supply Current without output load Total Power Supply Current in Shutdown Shutdown active mode (No Input Clock) Input Pin Capacitance Output Pin Capacitance Input Pin Inductance SCLK and SDATA pull-up resistors IREF external reference resistor when PWRDWN = 1 1% tolerance except internal pull-ups resistors, 0 < VIN < VDD Condition 3.3 ± 5% 3.3 ± 5% SDATA, SCLK SDATA, SCLK Min. 3.135 3.135 VSS–0.5 2.0 VSS – 0.5 2.0 –5 –10 – – 2 3 – 50 200 Max. 3.465 3.465 0.8 VDD 0.8 VDD 5 10 50 250 5 6 5 200 500 Unit V V V V V V μA μA mA μA pF pF nH kΩ W Document Number: 38-07579 Rev. *D Page 9 of 15 [+] Feedback CY25823 AC Electrical Specifications Parameter TDC TR / TF Duty Cycle Rise and Fall Times Description Condition Measured at 1.5 V crossing point Measured between 0.8 V and 2.0 V (REFOUT with max. 30 pF Lumped capacitive load) As an average over 1-μs duration Over 150 ms Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Min. 40 – Max. 60 1.2 Unit % ns CLKIN/REFOUT AC Specifications TCCJ LACC TDC TPERIOD TPERIOD TCCJ TR / TF TRFM Tstable[1] ΔTR ΔTF VHIGH VLOW VOX VOVS VUDS VRB Cycle to Cycle Jitter Long-term Accuracy CLKOUT and CLKOUT# Duty Cycle 100 MHz CLKOUT and CLKOUT# Period 96 MHz CLKOUT and CLKOUT# Period CLKOUT/CLKOUT# Cycle to Cycle Jitter with Spread Spectrum Enabled – – 45 9.990 10.406 – 175 – – – – 660 –150 250 – –0.3 1000 300 55 10.010 10.427 200 700 20 3.0 125 125 850 – 550 VHIGH + 0.3 – 0.2 ps ppm % ns ns ps ps % ms ps ps mv mv mv V V V CLKOUT/CLKOUT# AC Specifications CLKOUT and CLKOUT# Rise and Fall Times Measured from VOL = 0.175 to VOH = 0.525 V Rise/Fall Matching All clock stabilization from Power-up Rise Time Variation Fall Time Variation Voltage High Voltage Low Crossing Point Voltage at 0.7 V Swing Maximum Overshoot Voltage Minimum Undershoot Voltage Ring Back Voltage Measure SE Determined as a fraction of 2*(TR – TF)/(TR + TF) – Document Number: 38-07579 Rev. *D Page 10 of 15 [+] Feedback CY25823 Application Schematic[2,3] Figure 5. Application Schematic V DD 1 V DDA CLKIN V DD 16 9 0.1 μ F C1 5% 33Ω 33Ω 5% R6 49.9Ω 1% 2 3 4 S3 S2 S1 CLKOUT CLKOUT# 12 11 R5 R4 Source Termination 7 8 5 SCLOCK SDA TA IR EF 14 R3 475Ω 1% R7 49.9Ω 1% PW R DW N V SSIREF V SS 13 10 15 Separate Ground V DD 6 REFOUT/SEL 10ΚΩ R1 5% 33Ω R2 5% V SSA Notes 1. Not 100% tested, guaranteed by design. 2. VDD and VDDA should be tied together and connected to 3.3 V. 3. VSSIREF and VSS are tied together and are common ground. Document Number: 38-07579 Rev. *D Page 11 of 15 [+] Feedback CY25823 Figure 6. Single-ended Measurement Points for TRise and TFall (CLKOUT and CLKOUT#) TRise (CLCKOUT) VOH = 0.525V CL KO UT # T OU LK C VCROSS VOL = 0.175V TFall (CLCKOUT) Figure 7. 0.7 V Load Configuration C LKO U T 33Ω 4 9 .9 Ω 33Ω T PCB M e a s u re m e n t P o in t 2pF C LKO U T# IR E F T PCB 4 9 .9 Ω M e a s u re m e n t P o in t 2pF 475Ω Document Number: 38-07579 Rev. *D Page 12 of 15 [+] Feedback CY25823 Ordering Information Part Number CY25823ZXC CY25823ZXCT Package Type 16-pin TSSOP (Lead-free) 16-pin TSSOP – Tape and Reel (Lead-free) Product Flow Commercial, 0 °C to 70 °C Commercial, 0 °C to 70 °C Ordering Code Definitions CY 25823 Z X C (T) T = Tape and Reel, B lank = Tube Temperature Grade: C = C ommercial X = Pb free 16-pin TSSOP Package Part Identifier Company ID: C Y = Cypress Package Drawing and Dimension 16-Pin TSSOP 4.40 MM Body Z16.173 51-85091-*C Document Number: 38-07579 Rev. *D Page 13 of 15 [+] Feedback CY25823 Acronyms Table 6. Acronyms Used in this Document Acronym CLKIN DL DNU DUT EMI ESD EXCLKIN FAE FS JEDEC EIA Description Reference clock in Drive level Do not use Device under test Electromagnetic interference Electrostatic discharge External clock in Field application engineer Frequency select Joint electron device engineering council electronic industries alliance LVCMOS OE OSC PD PLL PPM QFN SS SSC SSON Low voltage complementary metal oxide semiconductor Output enable Oscillator Power-down Phase locked loop Parts per million Quad flat no leads Spread spectrum Spread spectrum clock Spread spectrum ON Document Conventions Units of Measure Table 7. Units of Measure Symbol °C dB dBc/Hz fC fF Hz KB Kbit kHz kΩ MHz MΩ µA µF µH µs µV decibels decibels relative to the carrier per Hertz femtoCoulomb femtofarads hertz 1024 bytes 1024 bits kilohertz kilohms megahertz megaohms microamperes microfarads microhenrys microseconds microvolts Unit of Measure degrees Celsius Symbol µVrms µW mA mm ms mV nA ns nV Ω pA pF pp ppm ps sps σ microwatts milliamperes millimeters milliseconds millivolts nanoamperes nanoseconds nanovolts ohms picoamperes picofarads peak-to-peak parts per million picoseconds samples per second sigma: one standard deviation Unit of Measure microvolts root-mean-square Document Number: 38-07579 Rev. *D Page 14 of 15 [+] Feedback CY25823 Document History Page Document Title: CY25823 CK-SSCD Spread Spectrum Differential Clock Specification Document Number: 38-07579 Revision ** *A *B *C *D ECN 131662 203801 252269 260155 3196237 Orig. of Change RGL RGL RGL RGL BASH Submission Date 12/10/03 See ECN See ECN See ECN 03/15/11 New Data Sheet Fixed the I2C Block Read/Write Protocol and Byte Read/Write Protocol tables Corrected to New Lead Free Code Minor Change: Corrected the package diagram Template updates. Added ordering code definitions, acronyms, and units of measure. Updated package diagram from *A to *C. Description of Change Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at Cypress Locations. Products Automotive Clocks & Buffers Interface Lighting & Power Control Memory Optical & Image Sensing PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless PSoC Solutions psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5 © Cypress Semiconductor Corporation, 2003-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document Number: 38-07579 Rev. *D Revised March 16, 2011 Page 15 of 15 All products and company names mentioned in this document may be the trademarks of their respective holders. [+] Feedback