CY29948AXI

CY29948 2.5 V or 3.3 V, 200-MHz, 1:12 Clock Distribution Buffer 2.5 V or 3.3 V, 200-MHz, 1:12 Clock Distribution Buffer Features ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Description The CY29948 is a low-voltage 200-MHz clock distribution buffer with the capability to select either a differential LVPECL or a LVCMOS/LVTTL compatible input clock. The two clock sources can be used to provide for a test clock as well as the primary system clock. All other control inputs are LVCMOS/LVTTL compatible. The 12 outputs are LVCMOS or LVTTL compatible and can drive 50  series or parallel terminated transmission lines. For series terminated transmission lines, each output can drive one or two traces giving the device an effective fanout of 1:24. The outputs can also be three-stated via the three-state input TS#. Low output-to-output skews make the CY29948 an ideal clock distribution buffer for nested clock trees in the most demanding of synchronous systems. The CY29948 also provides a synchronous output enable input for enabling or disabling the output clocks. Since this input is internally synchronized to the input clock, potential output glitching or runt pulse generation is eliminated. 2.5 V or 3.3 V operation 200-MHz clock support LVPECL or LVCMOS/LVTTL clock input LVCMOS-/LVTTL-compatible inputs 12 clock outputs: drive up to 24 clock lines Synchronous Output Enable Output three-state control 150 ps typical output-to-output skew Pin compatible with MPC948, MPC948L, MPC9448 Available in Commercial and Industrial temp. range 32-pin TQFP package Block Diagram VDD PECL_CLK PECL_CLK# TCLK TCLK_SEL SYNC_OE TS# 0 1 VDDC 12 Q0-Q11 Pin Configuration Q0 VDDC Q2 VDDC 27 26 VSS Q1 VSS Q3 25 24 23 22 21 20 19 18 17 32 31 30 TCLK_SEL TCLK PECL_CLK PECL_CLK# SYNC_OE TS# VDD VSS 1 2 3 4 5 6 7 8 29 28 CY29948 9 10 11 12 13 14 15 16 VSS Q4 VDDC Q5 VSS Q6 VDDC Q7 VSS Q9 VDDC Q10 VDDC Q8 VSS Q11 Cypress Semiconductor Corporation Document Number: 38-07288 Rev. *E • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised May 2, 2011 [+] Feedback CY29948 Pin Description[1] Pin 3 4 2 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31 1 5 6 10, 14, 18, 22, 26, 30 7 8, 12, 16, 20, 24, 28, 32 Name PECL_CLK PECL_CLK# TCLK Q(11:0) PWR – – – VDDC I/O I, PU PECL Input Clock I, PD PECL Input Clock I, PU External Reference/Test Clock Input O Clock Outputs Description TCLK_SEL SYNC_OE TS# VDDC VDD VSS – – – – – – I, PU Clock Select Input. When LOW, PECL clock is selected. When HIGH TCLK is selected. I, PU Output Enable Input. When asserted HIGH, the outputs are enabled. When set LOW the outputs are disabled in a LOW state. I, PU Three-state Control Input. When asserted LOW, the output buffers are three-stated. When set HIGH, the output buffers are enabled. – – – 2.5 V or 3.3 V Power Supply for Output Clock Buffers 2.5 V or 3.3 V Power Supply Common Ground Output Enable/Disable The CY29948 features a control input to enable or disable the outputs. This data is latched on the falling edge of the input clock. When SYNC_OE is asserted LOW, the outputs are disabled in a LOW state. When SYNC_OE is set HIGH, the outputs are enabled as shown in Figure 1. Figure 1. SYNC_OE Timing Diagram TCLK SYNC_OE Q Note 1. PD = Internal pull-down, PU = Internal pull-up. Document Number: 38-07288 Rev. *E Page 2 of 10 [+] Feedback CY29948 Maximum Ratings[2] Maximum Input Voltage Relative to VSS ............. VSS – 0.3 V Maximum Input Voltage Relative to VDD............. VDD + 0.3 V Storage Temperature ............................... –65 °C to + 150 °C Operating Temperature............................... –40 °C to +85 °C Maximum ESD protection............................................... 2 kV Maximum Power Supply................................................ 5.5 V Maximum Input Current ............................................. ±20 mA This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, Vin and Vout should be constrained to the range: VSS < (Vin or Vout) < VDD Unused inputs must always be tied to an appropriate logic voltage level (either VSS or VDD). DC Parameters VDD = VDDC = 3.3 V ± 10% or 2.5 V ± 5%, over the specified temperature range. Parameter VIL Description Input Low Voltage Conditions VDD = 3.3 V, PECL_CLK single ended VDD = 2.5 V, PECL_CLK single ended All other inputs VIH Input High Voltage VDD = 3.3 V, PECL_CLK single ended VDD = 2.5 V, PECL_CLK single ended All other inputs IIL IIH VPP VCMR VOL VOH IDDQ IDD Input Low Current[3] Input High Current[3] Peak-to-Peak Input Voltage PECL_CLK Common Mode Range[4] PECL_CLK Output Low Voltage[5] VDD = 3.3 V VDD = 2.5 V IOL = 20 mA IOH = –20 mA, VDD = 3.3 V IOH = –20 mA, VDD = 2.5 V Quiescent Supply Current Dynamic Supply Current VDD = 3.3 V, Outputs @ 100 MHz, CL = 30 pF VDD = 3.3 V, Outputs @ 160 MHz, CL = 30 pF VDD = 2.5 V, Outputs @ 100 MHz, CL = 30 pF VDD = 2.5 V, Outputs @ 160 MHz, CL = 30 pF Zout Cin Output Impedance Input Capacitance VDD = 3.3 V VDD = 2.5 V Min 1.49 1.10 VSS 2.135 1.75 2.0 – – 300 VDD – 2.0 VDD – 1.2 – 2.5 1.8 – – – – – 12 14 – Typ – – – – – – – – – – – – – – 5 180 270 125 190 15 18 4 Max 1.825 1.45 0.8 2.42 2.0 VDD –100 100 1000 VDD – 0.6 VDD – 0.6 0.4 – – 7 – – – – 18 22 – pF  mA mA V V mV V µA V Unit V Output High Voltage[5] Notes 2. Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is not required. 3. Inputs have pull-up/pull-down resistors that effect input current. 4. The VCMR is the difference from the most positive side of the differential input signal. Normal operation is obtained when the “High” input is within the VCMR range and the input lies within the VPP specification. 5. Driving series or parallel terminated 50  (or 50  to VDD/2) transmission lines. Document Number: 38-07288 Rev. *E Page 3 of 10 [+] Feedback CY29948 AC Parameters[6] VDD = VDDC = 3.3 V ± 10% or 2.5 V ± 5%, over the specified operating range. Parameter Fmax Tpd Description Input Frequency [7] Conditions VDD = 3.3 V VDD = 2.5 V [7] Min – – 4.0 4.4 6.0 6.4 45 2 2 – Typ – – – – – – – – – 150 – – – – – – – – Max 200 170 8.0 8.9 10.0 10.9 55 10 10 250 1.5 2.0 – – – – 1.0 1.3 Unit MHz ns PECL_CLK to Q Delay TCLK to Q Delay[7] VDD = 3.3 V VDD = 2.5 V Measured at VDD/2 PECL_CLK to Q Delay[7] TCLK to Q Delay FoutDC tpZL, tpZH tpLZ, tpHZ Tskew Tskew(pp) Ts Th Tr/Tf Output Duty [7] Cycle[7, 8, 9] % ns ns ps ns ns ns ns Output Enable Time (all outputs) Output Disable Time (all outputs) Output-to-Output Part-to-Part Skew[7, 9] PECL_CLK to Q TCLK to Q Set-up Time[7, 11] Hold Time[7, 11] SYNC_OE to PECL_CLK SYNC_OE to TCLK PECL_CLK to SYNC_OE TCLK to SYNC_OE Output Clocks Rise/Fall Time[9] 0.8 V to 2.0 V, VDD = 3.3 V 0.6 V to 1.8 V, VDD = 2.5 V Skew[10] – – 1.0 0.0 0.0 1.0 0.20 0.20 Figure 2. LVCMOS_CLK CY29948 Test Reference for VCC = 3.3 V and VCC = 2.5 V CY29948 DUT Pulse Generator Z = 50 ohm Zo = 50 ohm R T = 5 0 ohm Zo = 50 ohm R T = 5 0 ohm VTT VTT Notes 6. Parameters are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with loaded outputs. 7. Outputs driving 50 transmission lines. 8. 50% input duty cycle. 9. See Figure 2 and Figure 3 on page 5. 10. Part-to-Part skew at a given temperature and voltage. 11. Setup and hold times are relative to the falling edge of the input clock. Document Number: 38-07288 Rev. *E Page 4 of 10 [+] Feedback CY29948 Figure 3. PECL_CLK CY29948 Test Reference for VCC = 3.3 V and VCC = 2.5 V Zo = 50 ohm Differential Pulse Generator Z = 50 ohm CY29948 DUT Zo = 50 ohm Zo = 50 ohm R T = 5 0 ohm R T = 50 ohm VTT VTT Figure 4. Propagation Delay (tPD) Test Reference PEC L_C LK PEC L_C LK VPP V CMR VCC Q V C C /2 t PD GND Figure 5. LVCMOS Propagation Delay (tPD) Test Reference LVCMOS_CLK VCC VCC /2 GND VCC Q VCC /2 t PD GND Figure 6. Output Duty Cycle (FoutDC) VCC tP T0 DC = tP / T0 x 100% VCC /2 GND Document Number: 38-07288 Rev. *E Page 5 of 10 [+] Feedback CY29948 Figure 7. Output-to-Output Skew tsk(0) VCC VCC /2 GND VCC VCC /2 t SK(0) Ordering Information Part Number CY29948AC CY29948ACT Pb-free CY29948AXC CY29948AXCT CY29948AXI CY29948AXIT 32-pin TQFP 32-pin TQFP - Tape and Reel 32-pin TQFP 32-pin TQFP - Tape and Reel Package Type 32-pin TQFP 32-pin TQFP - Tape and Reel GND Production Flow Commercial, 0 °C to +70 °C Commercial, 0 °C to +70 °C Commercial, 0 °C to +70 °C Commercial, 0 °C to +70 °C Industrial, –40 °C to +85 °C Industrial, –40 °C to +85 °C Ordering Code Definitions CY 29948 A X X T T = Tape and Reel; blank = Tube Temperature: X = C or I C = Commercial; I = Industrial X = Pb-free Package: A = 32-pin TQFP Device part number Company ID: CY = Cypress Document Number: 38-07288 Rev. *E Page 6 of 10 [+] Feedback CY29948 Package Drawing and Dimensions 51-85063 *C Document Number: 38-07288 Rev. *E Page 7 of 10 [+] Feedback CY29948 Acronyms Acronym CMOS ESD I/O LVCMOS LVPECL LVTTL PLL TQFP Description complementary metal oxide semiconductor electrostatic Discharge input/output low voltage complementary metal oxide semiconductor low voltage positive emitter coupled logic low voltage transistor-transistor logic phase locked loop thin quad flat pack Document Conventions Units of Measure Symbol °C kV MHz µA mA mm mV ns  % pF ps V degree Celsius kilo Volts Mega Hertz micro Amperes milli Amperes milli meter milli Volts nano seconds ohms percent pico Farad pico seconds Volts Unit of Measure Document Number: 38-07288 Rev. *E Page 8 of 10 [+] Feedback CY29948 Document Revision History Document Title: CY29948, 2.5 V or 3.3 V, 200-MHz, 1:12 Clock Distribution Buffer Document Number: 38-07288 Rev. ** *A *B *C *D *E ECN No. 111099 116782 122880 428221 2904731 3246222 Submission Date 02/13/02 08/14/02 12/22/02 See ECN 04/05/10 05/02/2011 Orig. of Change BRK HWT RBI RGL CXQ CXQ Description of Change New datasheet Added Commercial Temperature Range Added power up requirements to Maximum Ratings Added Lead-free devices Removed inactive part numbers - CY29948AI and CY29948AIT. Updated package diagram. Added Ordering Code Definitions. Added Acronyms and Units of Measure. Updated in new template. Document Number: 38-07288 Rev. *E Page 9 of 10 [+] Feedback CY29948 Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at Cypress Locations. Products Automotive Clocks & Buffers Interface Lighting & Power Control Memory Optical & Image Sensing PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless PSoC Solutions psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5 © Cypress Semiconductor Corporation, 2002-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document Number: 38-07288 Rev. *E Revised May 2, 2011 Page 10 of 10 All products and company names mentioned in this document may be the trademarks of their respective holders. [+] Feedback