CY7C1046D

CY7C1046D 4-Mbit (1M x 4) Static RAM Features • Pin- and function-compatible with CY7C1046B • High speed — tAA = 10 ns • CMOS for optimum speed/power • Low active power — ICC = 90 mA @ 10 ns • Low CMOS Standby Power — ISB2 = 10 mA • Data Retention at 2.0 V • Automatic power-down when deselected • TTL-compatible inputs and outputs • Easy memory expansion with CE and OE features • Available in lead-free 400-mil-wide 32-pin SOJ package Functional Description[1] The CY7C1046D is a high-performance CMOS static RAM organized as 1M words by 4 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and tri-state drivers. Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the four I/O pins (I/O0 through I/O3) is then written into the location specified on the address pins (A0 through A19). Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins. The four input/output pins (I/O0 through I/O3) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW). The CY7C1046D is available in a standard 400-mil-wide 32-pin SOJ package with center power and ground (revolutionary) pinout. Logic Block Diagram Pin Configuration SOJ Top View A0 A1 A2 A3 A4 CE I/O0 VCC GND I/O1 WE A5 A6 A7 A8 A9 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 A19 A18 A17 A16 A15 OE I/O3 GND VCC I/O2 A14 A13 A12 A11 A10 NC A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 INPUT BUFFER ROW DECODER I/O0 SENSE AMPS 1M x 4 I/O1 I/O2 I/O3 CE WE OE COLUMN DECODER POWER DOWN Selection Guide -10 Maximum Access Time Maximum Operating Current Maximum CMOS Standby Current (mA) 10 90 10 Unit ns mA mA Note: 1. For guidelines on SRAM system design, please refer to the ‘System Design Guidelines’ Cypress application note, available on the internet at www.cypress.com. A 11 A 12 A 13 A14 A15 A16 A17 A18 A19 Cypress Semiconductor Corporation Document #: 38-05705 Rev. *B • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised April 3, 2006 [+] [+] Feedback CY7C1046D Maximum Ratings (Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ................................. –65°C to +150°C Ambient Temperature with Power Applied............................................. –55°C to +125°C Supply Voltage on VCC to Relative GND[2] .... –0.5V to +6.0V DC Voltage Applied to Outputs in High Z State[2] ..................................... –0.5V to VCC +0.5V DC Input Voltage[2] ................................. –0.5V to VCC +0.5V Current into Outputs (LOW) ........................................ 20 mA Static Discharge Voltage ........................................... >2001V (per MIL-STD-883, Method 3015) Latch-Up Current..................................................... >200 mA Operating Range Range Industrial Ambient Temperature –40°C to +85°C VCC 4.5V–5.5V Electrical Characteristics Over the Operating Range -10 Parameter VOH VOL VIH VIL IIX IOZ ICC Description Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage[2] Input Leakage Current Output Leakage Current VCC Operating Supply Current GND < VI < VCC GND < VOUT < VCC, Output Disabled VCC = Max., f = fMAX = 1/tRC 100 MHz 83 MHz 66 MHz 40 MHz ISB1 Automatic CE Power-Down Current —TTL Inputs Automatic CE Power-Down Current —CMOS Inputs Max. VCC, CE > VIH VIN > VIH or VIN < VIL, f = fMAX Max. VCC, CE > VCC – 0.3V, VIN > VCC – 0.3V, or VIN < 0.3V, f = 0 Test Conditions VCC = Min., IOH = –4.0 mA VCC = Min., IOL = 8.0 mA 2.0 –0.5 –1 –1 Min. 2.4 0.4 VCC + 0.5 0.8 +1 +1 90 80 70 60 20 mA Max. Unit V V V V µA µA mA ISB2 10 mA Capacitance[3] Parameter CIN COUT Description Input Capacitance I/O Capacitance Test Conditions TA = 25°C, f = 1 MHz, VCC = 5.0V Max. 8 8 Unit pF pF Thermal Resistance Parameter ΘJA ΘJC Description Thermal Resistance (Junction to Ambient)[3] Thermal Resistance (Junction to Case)[3] Test Conditions Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board SOJ Package 53.44 38.25 Unit °C/W °C/W Notes: 2. VIL (min.) = –2.0V and VIH(max) = VCC +2V for pulse durations of less than 20 ns. 3. Tested initially and after any design or process changes that may affect these parameters. Document #: 38-05705 Rev. *B Page 2 of 8 [+] [+] Feedback CY7C1046D AC Test Loads and Waveforms [4] Z = 50Ω ALL INPUT PULSES 3V OUTPUT 50Ω 1.5V * CAPACITIVE LOAD CONSISTS OF ALL COMPONENTS OF THE TEST ENVIRONMENT 90% 90%VCC 10%VCC 30 pF* GND Rise Time:1 V/ns R1 481Ω 5V 10% (b) Fall Time: 1 V/ns (a) OUTPUT 5 pF High-Z Characteristics: INCLUDING JIG AND SCOPE (c) R2 255Ω Equivalent to: THÉVENIN EQUIVALENT 167Ω 1.73V OUTPUT Switching Characteristics[5] Over the Operating Range 7C1046D-10 Parameter Read Cycle tpower tRC tAA tOHA tACE tDOE tLZOE tHZOE tLZCE tHZCE tPU tPD Write tWC tSCE tAW tHA tSA tPWE tSD tHD tLZWE tHZWE Cycle[9, 10] Write Cycle Time CE LOW to Write End Address Set-Up to Write End Address Hold from Write End Address Set-Up to Write Start WE Pulse Width Data Set-Up to Write End Data Hold from Write End WE HIGH to Low Z [8] Description VCC(typical) to the first access[6] Read Cycle Time Address to Data Valid Data Hold from Address Change CE LOW to Data Valid OE LOW to Data Valid OE LOW to Low Z[8] OE HIGH to High CE HIGH to High Z[7, 8] CE LOW to Low Z[8] Z[7, 8] CE LOW to Power-Up CE HIGH to Power-Down Min. 100 10 Max. Unit µs ns 10 3 10 5 0 5 3 5 0 10 10 7 7 0 0 7 6 0 3 5 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns WE LOW to High Z[7, 8] Notes: 4. AC characteristics (except High-Z) are tested using the load conditions shown in (a). High-Z characteristics are tested for all speeds using the test load shown in (c) 5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. 6. tPOWER gives the minimum amount of time that the power supply should be at stable, typical VCC values until the first memory access can be performed. 7. tHZOE, tHZCE, and tHZWE are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads.Transition is measured when the outputs enter a high impedance state. 8. At any given temperature and voltage condition, tHZCE is less than tLZCE, tHZOE is less than tLZOE, and tHZWE is less than tLZWE for any given device. 9. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write. 10. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of tHZWE and tSD. Document #: 38-05705 Rev. *B Page 3 of 8 [+] [+] Feedback CY7C1046D Data Retention Characteristics Over the Operating Range Parameter VDR ICCDR tCDR[3] tR [13] Description VCC for Data Retention Data Retention Current Chip Deselect to Data Retention Time Operation Recovery Time Conditions[11] VCC = VDR = 2.0V, CE > VCC – 0.3V VIN > VCC – 0.3V or VIN < 0.3V Min. 2.0 Max. 10 Unit V mA ns ns 0 tRC Data Retention Waveform DATA RETENTION MODE VCC CE 4.5V tCDR VDR > 2V 4.5V tR Switching Waveforms Read Cycle No. 1[12, 14] tRC ADDRESS tAA tOHA DATA OUT PREVIOUS DATA VALID DATA VALID Read Cycle No. 2 (OE Controlled)[14, 15] ADDRESS tRC CE tACE OE tDOE DATA OUT VCC SUPPLY CURRENT tLZOE HIGH IMPEDANCE tLZCE tPU 50% tHZOE tHZCE DATA VALID tPD 50% ISB ICC HIGH IMPEDANCE Notes: 11. No inputs may exceed VCC + 0.3V 12. Device is continuously selected. OE, CE = VIL. 13. Full device operation requires linear VCC ramp from VDR to VCC(min.) > 50 µs or stable at VCC(min.) > 50 µs 14. WE is HIGH for read cycle. 15. Address valid prior to or coincident with CE transition LOW. Document #: 38-05705 Rev. *B Page 4 of 8 [+] [+] Feedback CY7C1046D Switching Waveforms(continued) Write Cycle No. 1 (CE Controlled)[16, 17] tWC ADDRESS tSCE CE tSA tSCE tAW tPWE WE tSD DATA I/O DATA VALID tHD tHA Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[16, 17] tWC ADDRESS tSCE CE tAW tSA WE tPWE tHA OE tSD DATA I/O NOTE 18 tHZOE Notes: 16. Data I/O is high impedance if OE = VIH. 17. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state. 18. During this period the I/Os are in the output state and input signals should not be applied. tHD DATAIN VALID Document #: 38-05705 Rev. *B Page 5 of 8 [+] [+] Feedback CY7C1046D Switching Waveforms(continued) Write Cycle No. 3 (WE Controlled, OE LOW)[17] tWC ADDRESS tSCE CE tAW tSA WE tSD DATA I/O NOTE 18 tHZWE DATA VALID tPWE tHA tHD tLZWE Truth Table CE H L L L OE X L X H WE X H L H I/O0–I/O3 High-Z Data Out Data In High-Z Power-down Read Write Selected, Outputs Disabled Mode Active (ICC) Active (ICC) Active (ICC) Power Standby (ISB) Document #: 38-05705 Rev. *B Page 6 of 8 [+] [+] Feedback CY7C1046D Ordering Information Speed (ns) 10 Ordering Code CY7C1046D-10VXI Package Diagram 51-85033 Package Type 32-pin (400-Mil) Molded SOJ (Pb-Free) Operating Range Industrial Please contact your local Cypress sales representative for availability of these parts. Package Diagram 32-pin (400-Mil) Molded SOJ (51-85033) 51-85033-*B All products and company names mentioned in this document may be the trademarks of their respective holders. Document #: 38-05705 Rev. *B Page 7 of 8 © Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. [+] [+] Feedback CY7C1046D Document History Page Document Title: CY7C1046D 4-Mbit (1M x 4) Static RAM Document Number: 38-05705 REV. ** *A ECN NO. 307613 399070 Orig. of Issue Date Change See ECN See ECN RKF NXR Description of Change New Data Sheet Changed from Advance to Preliminary Changed address of Cypress Semiconductor Corporation on Page# 1 from “3901 North First Street” to “198 Champion Court” Removed -20 speed bin Removed L-Version Redefined ICC values for Com’l and Ind’l temperature ranges ICC (Com’l): Changed from 70 and 55 mA to 75 and 70 mA for 12 and 15 ns speed bins respectively ICC (Ind’l): Changed from 80, 70 and 55 mA to 90, 85 and 80 mA for 10, 12 and 15 ns speed bins respectively Added Industrial Operating Range Changed reference voltage level for measurement of Hi-Z parameters from ±500 mV to ±200 mV Changed VCC to 3 V in the Input pulse waveform at the AC Test Loads and Waveforms on page # 3 Changed tSCE from 8 to 7 ns for -10 speed bin Added Truth Table Added 10 ns parts in the Ordering Information table Changed part names from V33 to V324 in the Ordering Information Table Shaded Ordering Information Table Converted from Preliminary to Final. Removed -12 and -15 Speed bins Removed Commercial Operating Range product information. Changed Maximum Rating for supply voltage from 7V to 6V Changed the Capacitance value of input pins and I/O pins from 6 pF to 8 pF Updated the Thermal Resistance table. Changed tHZWE from 6 ns to 5 ns Added footnote #4 and 11 Updated footnote #7 on High-Z parameter measurement Updated the Ordering Information and replaced Package Name column with Package Diagram in the Ordering Information table. *B 459072 See ECN NXR Document #: 38-05705 Rev. *B Page 8 of 8 [+] [+] Feedback