0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
CY7C1366A-225AJC

CY7C1366A-225AJC

  • 厂商:

    CYPRESS(赛普拉斯)

  • 封装:

  • 描述:

    CY7C1366A-225AJC - 256K x 36/512K x 18 Pipelined SRAM - Cypress Semiconductor

  • 数据手册
  • 价格&库存
CY7C1366A-225AJC 数据手册
CY7C1366A/GVT71256C36 CY7C1367A/GVT71512C18 256K x 36/512K x 18 Pipelined SRAM Features • Fast access times: 2.5 ns, 3.0 ns, and 3.5 ns • Fast clock speed: 225 MHz, 200 MHz, 166 MHz, and 150 MHz • Fast OE access times: 2.5 ns, 3.0 ns, and 3.5 ns • Optimal for performance (two cycle chip deselect, depth expansion without wait state) • 3.3V –5% and +10% power supply • 3.3V or 2.5V I/O supply • 5V tolerant inputs except I/Os • Clamp diodes to V SS at all inputs and outputs • Common data inputs and data outputs • Byte Write Enable and Global Write control • Multiple chip enables for depth expansion: three chip enables for TA(GVTI)/A(CY) package version and two chip enables for B(GVTI)/BG(CY) and T(GVTI)/AJ(CY) package versions • Address pipeline capability • Address, data and control registers • Internally self-timed Write Cycle • Burst control pins (interleaved or linear burst sequence) • Automatic power-down for portable applications • JTAG boundary scan for B and T package version • Low profile 119-bump, 14-mm x 22-mm PBGA (Ball Grid Array) and 100-pin TQFP packages and a 2-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE), depth-expansion Chip Enables (CE2 and CE2), Burst Control Inputs (ADSC, ADSP, and ADV), Write Enables (BWa, BWb, BWc, BWd, and BWE), and Global Write (GW). However, the CE2 Chip Enable input is only available for the TA(GVTI)/A(CY) package version. Asynchronous inputs include the Output Enable (OE) and Burst Mode Control (MODE). The data outputs (Q), enabled by OE, are also asynchronous. Addresses and chip enables are registered with either Address Status Processor (ADSP) or Address Status Controller (ADSC) input pins. Subsequent burst addresses can be internally generated as controlled by the Burst Advance Pin (ADV). Address, data inputs, and write controls are registered on-chip to initiate a self-timed WRITE cycle. WRITE cycles can be one to four bytes wide, as controlled by the write control inputs. Individual byte write allows an individual byte to be written. BWa controls DQa. BWb controls DQb. BWc controls DQc. BWd controls DQd. BWa, BWb, BWc, and BWd can be active only with BWE being LOW. GW being LOW causes all bytes to be written. The x18 version only has 18 data inputs/outputs (DQa and DQb) along with BWa and BWb (no BWc, BWd, DQc, and DQd). For the B(GVTI)/BG(CY) and T(GVTI)/AJ(CY) package versions, four pins are used to implement JTAG test capabilities: Test Mode Select (TMS), Test Data-In (TDI), Test Clock (TCK), and Test Data-Out (TDO). The JTAG circuitry is used to serially shift data to and from the device. JTAG inputs use LVTTL/LVCMOS levels to shift data during this testing mode of operation. The TA package version does not offer the JTAG capability. The CY7C1366A/GVT71256C36 and CY7C1367A/ GVT71512C18 operate from a +3.3V power supply. All inputs and outputs are LVTTL compatible. Functional Description The Cypress Synchronous Burst SRAM family employs high-speed, low power CMOS designs using advanced triple-layer polysilicon, double-layer metal technology. Each memory cell consists of four transistors and two high valued resistors. The CY7C1366A/GVT71256C36 and CY7C1367A/ GVT71512C18 SRAMs integrate 262,144 x 36 and 524,288 x 18 SRAM cells with advanced synchronous peripheral circuitry Selection Guide 7C1366A-225/ 71256C36-4.4 7C1367A-225/ 71512C18-4.4 Maximum Access Time (ns) Maximum Operating Current (mA) Maximum CMOS Standby Current (mA) Commercial 2.5 570 10 7C1366A-200/ 71256C36-5 7C1367A-200/ 71512C18-5 3.0 510 10 7C1366A-166/ 71256C36-6 7C1367A-166/ 71512C18-6 3.5 425 10 7C1366A-150/ 71256C36-6.7 7C1367A-150/ 71512C18-6.7 3.5 380 10 Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600 June 12, 2001 CY7C1366A/GVT71256C36 CY7C1367A/GVT71512C18 Functional Block Diagram—256K x 36[1] BYTE a WRITE BWa# BWE# CLK D Q BYTE b WRITE BWb# D Q GW# BYTE c WRITE BWc# D Q BYTE d WRITE BWd# D Q byte d write byte b write byte a write DQa,DQb DQc,DQd byte c write Output Buffers CE# CE2 CE2# ENABLE [2] D Q D Q OE# ZZ Power Down Logic Input Register 16 ADSP# A Address Register 256K x 9 x 4 SRAM Array ADSC# OUTPUT REGISTER CLR ADV# A1-A0 MODE Binary Counter & Logic D Q Functional Block Diagram—512K x 18[1] BYTE b WRITE BWb# BWE# D Q BYTE a WRITE BWa# GW# D Q byte a write byte b write Output Buffers CE# CE2 [2] CE2# ZZ OE# ADSP# Power Down Logic ENABLE D Q D Q Input Register 17 A Address Register 512K x 9 x 2 SRAM Array ADSC# CLR ADV# A1-A0 MODE Binary Counter & Logic OUTPUT REGISTER D Q DQa,D Qb Notes: 1. The Functional Block Diagram illustrates simplified device operation. See Truth Table, pin descriptions and timing diagrams for detailed information. 2. CE2 is for TA version only. 2 CY7C1366A/GVT71256C36 CY7C1367A/GVT71512C18 Pin Configurations 100-Pin TQFP Top View A A CE CE2 BWd BWc BWb BWa A VCC VSS CLK GW BWE OE ADSC ADSP ADV A A A A CE CE2 NC NC BWb BWa A VCC VSS CLK GW BWE OE ADSC ADSP ADV A A DQb DQb DQb VCCQ VSS DQb DQb DQb DQb VSS VCCQ DQb DQb VSS NC VCC ZZ DQa DQa VCCQ VSS DQa DQa DQa DQa VSS VCCQ DQa DQa DQa NC NC NC VCCQ VSS NC NC DQb DQb VSS VCCQ DQb DQb NC VCC NC VSS DQb DQb VCCQ VSS DQb DQb DQb NC VSS VCCQ NC NC NC 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 DQc DQc DQc VCCQ VSS DQc DQc DQc DQc VSS VCCQ DQc DQc NC VCC NC VSS DQd DQd VCCQ VSS DQd DQd DQd DQd VSS VCCQ DQd DQd DQd 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 CY7C1366A/GVT71256C36 (256K X 36) T Package Version 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 CY7C1367A/GVT71512C18 (512K x 18) T Package Version 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 A NC NC VCCQ VSS NC DPa DQa DQa VSS VCCQ DQa DQa VSS NC VCC ZZ DQa DQa VCCQ VSS DQa DQa NC NC VSS VDDQ NC NC NC 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 MODE A A A A A1 A0 TMS TDI VSS VCC TDO TCK A A A A A A A A A CE CE2 BWd BWc BWb BWa CE2 VCC VSS CLK GW BWE OE ADSC ADSP ADV A A 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 DQc DQc DQc VCCQ VSS DQc DQc DQc DQc VSS VCCQ DQc DQc NC VCC NC VSS DQd DQd VCCQ VSS DQd DQd DQd DQd VSS VCCQ DQd DQd DQd 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 CY7C1366A/GVT71256C36 (256K X 36) TA Package Version 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 DQb DQb DQb VCCQ VSS DQb DQb DQb DQb VSS VCCQ DQb DQb VSS NC VCC ZZ DQa DQa VCCQ VSS DQa DQa DQa DQa VSS VCCQ DQa DQa DQa NC NC NC VCCQ VSS NC NC DQb DQb VSS VCCQ DQb DQb NC VCC NC VSS DQb DQb VCCQ VSS DQb DQb DQb NC VSS VCCQ NC NC NC 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 A A CE CE2 NC NC BWb BWa CE2 VCC VSS CLK GW BWE OE ADSC ADSP ADV A A MODE A A A A A1 A0 TMS TDI VSS VCC TDO TCK A A A A A A A 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 CY7C1367A/GVT71512C18 (512K x 18) TA Package Version 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 A NC NC VCCQ VSS NC DPa DQa DQa VSS VCCQ DQa DQa VSS NC VCC ZZ DQa DQa VCCQ VSS DQa DQa NC NC VSS VCCQ NC NC NC 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 MODE A A A A A1 A0 NC NC VSS VCC NC A A A A A A A A 3 MODE A A A A A1 A0 NC NC VSS VCC NC A A A A A A A A 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 CY7C1366A/GVT71256C36 CY7C1367A/GVT71512C18 Pin Configurations (continued) 119-Ball BGA Top View 256Kx36 1 A B C D E F G H J K L M N P R T U VCCQ NC NC DQc DQc VCCQ DQc DQc VCCQ DQd DQd VCCQ DQd DQd NC NC VCCQ 2 A CE2 A DQc DQc DQc DQc DQc VCC DQd DQd DQd DQd DQd A NC TMS 3 A A A VSS VSS VSS BWc VSS NC VSS BWd VSS VSS VSS MODE A TDI 4 ADSP ADSC VCC NC CE OE ADV GW VCC CLK NC BWE A1 A0 VCC A TCK 5 A A A VSS VSS VSS BWb VSS NC VSS BWa VSS VSS VSS NC A TDO 6 A A A DQb DQb DQb DQb DQb VCC DQa DQa DQa DQa DQa A NC NC 7 VCCQ NC NC DQb DQb VCCQ DQb DQb VCCQ DQa DQa VCCQ DQa DQa NC ZZ VCCQ 512Kx18 1 A B C D E F G H J K L M N P R T U VCCQ NC NC DQb NC VCCQ NC DQb VCCQ NC DQb VCCQ DQb NC NC NC VCCQ 2 A CE2 A NC DQb NC DQb NC VCC DQb NC DQb NC DQb A A TMS 3 A A A VSS VSS VSS BWb VSS NC VSS VSS VSS VSS VSS MODE A TDI 4 ADSP ADSC VCC NC CE OE ADV GW VCC CLK NC BWE A1 A0 VCC NC TCK 5 A A A VSS VSS VSS VSS VSS NC VSS BWa VSS VSS VSS NC A TDO 6 A CE2 A DQa NC DQa NC DQa VCC NC DQa NC DQa NC A A NC 7 VCCQ NC NC NC DQa VCCQ DQa NC VCCQ DQa NC VCCQ NC DQa NC ZZ VCCQ 4 CY7C1366A/GVT71256C36 CY7C1367A/GVT71512C18 256K X 36 Pin Descriptions X36 PBGA Pins 4P 4N 2A, 3A, 5A, 6A, 3B, 5B, 6B, 2C, 3C, 5C, 6C, 2R, 6R, 3T, 4T, 5T X36 QFP Pins 37 36 35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48, 49, 50 92 (T Version) 43 (TA Version) 93 94 95 96 87 Name A0 A1 A Type InputSynchronous Description Addresses: These inputs are registered and must meet the set up and hold times around the rising edge of CLK. The burst counter generates internal addresses associated with A0 and A1, during burst cycle and wait cycle. 5L 5G 3G 3L 4M BWa BWb BWc BWd BWE InputSynchronous Byte Write: A byte write is LOW for a WRITE cycle and HIGH for a READ cycle. BWa controls DQa. BWb controls DQb. BWc controls DQc. BWd controls DQd. Data I/O are high impedance if either of these inputs are LOW, conditioned by BWE being LOW. Write Enable: This active LOW input gates byte write operations and must meet the set-up and hold times around the rising edge of CLK. Global Write: This active LOW input allows a full 36-bit Write to occur independent of the BWE and BWn lines and must meet the set-up and hold times around the rising edge of CLK. Clock: This signal registers the addresses, data, chip enables, write control, and burst control inputs on its rising edge. All synchronous inputs must meet set up and hold times around the clock’s rising edge. Chip Enable: This active LOW input is used to enable the device and to gate ADSP . Chip Enable: This active HIGH input is used to enable the device. Chip Enable: This active LOW input is used to enable the device. Not available for B and T package versions. Output Enable: This active LOW asynchronous input enables the data output drivers. Address Advance: This active LOW input is used to control the internal burst counter. A HIGH on this pin generates wait cycle (no address advance). Address Status Processor: This active LOW input, along with CE being LOW, causes a new external address to be registered and a READ cycle is initiated using the new address. Address Status Controller: This active LOW input causes device to be deselected or selected along with new external address to be registered. A Read or Write cycle is initiated depending upon write control inputs. Mode: This input selects the burst sequence. A LOW on this pin selects Linear Burst. A NC or HIGH on this pin selects Interleaved Burst. InputSynchronous InputSynchronous InputSynchronous 4H 88 GW 4K 89 CLK 4E 2B (not available for PBGA) 4F 4G 98 97 92 (for TA Version only) 86 83 CE CE2 CE2 OE ADV InputSynchronous InputSynchronous InputSynchronous Input InputSynchronous InputSynchronous InputSynchronous 4A 84 ADSP 4B 85 ADSC 3R 31 MODE InputStatic 7T 64 ZZ InputSnooze: This active HIGH input puts the device in low power Asynchronous consumption standby mode. For normal operation, this input has to be either LOW or NC (No Connect). 5 CY7C1366A/GVT71256C36 CY7C1367A/GVT71512C18 256K X 36 Pin Descriptions (continued) X36 PBGA Pins (a) 6P 7P 7N, 6N, ,, 6M, 6L, 7L, 6K, 7K, (b) 7H, 6H, 7G, 6G, 6F, 6E, 7E, 7D, 6D, (c) 2D, 1D, 1E, 2E, 2F, 1G, 2G, 1H, 2H, (d) 1K, 2K, 1L, 2L, 2M, 1N, 2N, 1P 2P , 2U 3U 4U X36 QFP Pins (a) 51, 52, 53, 56, 57, 58, 59, 62, 63 (b) 68, 69, 72, 73, 74, 75, 78, 79, 80 (c) 1, 2, 3, 6, 7, 8, 9, 12, 13 (d) 18, 19, 22, 23, 24, 25, 28, 29, 30 38 39 43 for B and T version 42 for B and T version 15, 41,65, 91 Name DQa DQb DQc DQd Type Input/ Output Description Data Inputs/Outputs: First Byte is DQa. Second Byte is DQb. Third Byte is DQc. Fourth Byte is DQd. Input data must meet set-up and hold times around the rising edge of CLK. TMS TDI TCK Input IEEE 1149.1 test inputs. LVTTL-level inputs. Not available for TA package version. 5U TDO Output IEEE 1149.1 test output. LVTTL-level output. Not available for TA package version. Core power Supply: +3.3V –5% and +10% Ground: GND. 4C, 2J, 4J, 6J, 4R VCC VSS Supply Ground 3D, 5D, 3E, 5E, 3F, 5, 10, 17, 21, 26, 5F, 3H, 5H, 3K, 5K, 40, 55, 60, 67, 71, 76, 90 3M, 5M, 3N, 5N, 3P 5P , 1A, 7A, 1F, 7F, 1J, 4, 11, 20, 27, 54, 7J, 1M, 7M, 1U, 7U 61, 70, 77 1B, 7B, 1C, 7C, 4D, 14, 16, 66 3J, 5J, 4L, 1R, 5R, 7R, 1T, 2T, 6T, 6U 38, 39, 42 for TA Version VCCQ NC I/O Supply - Output Buffer Supply: +2.5V or +3.3V. No Connect: These signals are not internally connected. User can leave it floating or connect it to VCC or VSS. 512K X 18 Pin Descriptions X18 PBGA Pins 4P 4N 2A, 3A, 5A, 6A, 3B, 5B, 6B, 2C, 3C, 5C, 6C, 2R, 6R, 2T, 3T, 5T, 6T X18 QFP Pins 37 36 35, 34, 33, 32, 100, 99, 82, 81, 80, 48, 47, 46, 45, 44, 49, 50 92 (T Version) 43 (TA Version) 93 94 Name A0 A1 A Type InputSynchronous Description Addresses: These inputs are registered and must meet the set-up and hold times around the rising edge of CLK. The burst counter generates internal addresses associated with A0 and A1, during burst cycle and wait cycle. 5L 3G BWa BWb InputSynchronous Byte Write Enables: A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. BWa controls DQa. BWb controls DQb. Data I/O are high impedance if either of these inputs are LOW, conditioned by BWE being LOW. Write Enable: This active LOW input gates byte write operations and must meet the set up and hold times around the rising edge of CLK. Global Write: This active LOW input allows a full 18-bit WRITE to occur independent of the BWE and WEn lines and must meet the set up and hold times around the rising edge of CLK. Clock: This signal registers the addresses, data, chip enables, write control and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock’s rising edge. Chip Enable: This active LOW input is used to enable the device and to gate ADSP . 4M 87 BWE InputSynchronous InputSynchronous InputSynchronous 4H 88 GW 4K 89 CLK 4E 98 CE InputSynchronous 6 CY7C1366A/GVT71256C36 CY7C1367A/GVT71512C18 512K X 18 Pin Descriptions (continued) X18 PBGA Pins 2B (not available for PBGA) 4F 4G X18 QFP Pins 97 92 (for TA Version only) 86 83 Name CE2 CE2 OE ADV Type InputSynchronous InputSynchronous Input InputSynchronous InputSynchronous InputSynchronous Description Chip Enable: This active HIGH input is used to enable the device. Chip Enable: This active LOW input is used to enable the device. Not available for B and T package versions. Output Enable: This active LOW asynchronous input enables the data output drivers. Address Advance: This active LOW input is used to control the internal burst counter. A HIGH on this pin generates wait cycle (no address advance). Address Status Processor: This active LOW input, along with CE being LOW, causes a new external address to be registered and a Read cycle is initiated using the new address. Address Status Controller: This active LOW input causes device to be deselected or selected along with new external address to be registered. A Read or Write cycle is initiated depending upon write control inputs. Mode: This input selects the burst sequence. A LOW on this pin selects Linear Burst. A NC or HIGH on this pin selects Interlinear Burst. 4A 84 ADSP 4B 85 ADSC 3R 31 MODE InputStatic 7T 64 ZZ InputSnooze: This active HIGH input puts the device in low power Asynchronous consumption standby mode. For normal operation, this input has to be either LOW or NC (No Connect). Input/ Output Data Inputs/Outputs: Low Byte is DQa. High Byte is DQb. Input data must meet set up and hold times around the rising edge of CLK. IEEE 1149.1 test inputs. LVTTL-level inputs. Not available for TA package version. (a) 6D, 7E, 6F, 7G, (a) 58, 59, 62, 63, 6H, 7K, 6L, 6N, 7P 68, 69, 72, 73, 74 (b) 1D, 2E, 2G, 1H, (b) 8, 9, 12, 13, 2K, 1L, 2M, 1N, 2P 18, 19, 22, 23, 24 2U 3U 4U 38 39 43 for B and T version 42 for B and T version 15, 41,65, 91 DQa DQb TMS TDI TCK Input 5U TDO Output IEEE 1149.1 test output. LVTTL-level output. Not available for TA package version. Core power Supply: +3.3V –5% and +10% Ground: GND. 4C, 2J, 4J, 6J, 4R VCC VSS Supply Ground 3D, 5D, 3E, 5E, 3F, 5, 10, 17, 21, 26, 5F, 5G, 3H, 5H, 3K, 40, 55, 60, 67, 71, 76, 90 5K, 3L, 3M, 5M, 3N, 5N, 3P 5P , 1A, 7A, 1F, 7F, 1J, 4, 11, 20, 27, 54, 7J, 1M, 7M, 1U, 7U 61, 70, 77 1B, 7B, 1C, 7C, 2D, 4D, 7D, 1E, 6E, 2F, 1G, 6G, 2H, 7H, 3J, 5J, 1K, 6K, 2L, 4L, 7L, 6M, 2N, 7N, 1P 6P 1R, 5R, 7R, ,, 1T, 4T, 6U 1-3, 6, 7, 14, 16, 25, 28-30, 51-53, 56, 57, 66, 75, 78, 79, 80, 95, 96 38, 39, 42 for TA Version VCCQ NC I/O Supply - Output Buffer Supply: +2.5V or +3.3V. No Connect: These signals are not internally connected. User can leave it floating or connect it to V CC or VSS. 7 CY7C1366A/GVT71256C36 CY7C1367A/GVT71512C18 Burst Address Table (MODE = NC/VCC) First Address (external) A...A00 A...A01 A...A10 A...A11 Second Address (internal) A...A01 A...A00 A...A11 A...A10 Third Address (internal) A...A10 A...A11 A...A00 A...A01 Fourth Address (internal) A...A11 A...A10 A...A01 A...A00 Burst Address Table (MODE = GND) First Address (external) A...A00 A...A01 A...A10 A...A11 Second Address (internal) A...A01 A...A10 A...A11 A...A00 Third Address (internal) A...A10 A...A11 A...A00 A...A01 Fourth Address (internal) A...A11 A...A00 A...A01 A...A10 Truth Table[3, 4, 5, 6, 7, 8, 9] Operation Deselected Cycle, Power Down Deselected Cycle, Power Down Deselected Cycle, Power Down Deselected Cycle, Power Down Deselected Cycle, Power Down READ Cycle, Begin Burst READ Cycle, Begin Burst WRITE Cycle, Begin Burst READ Cycle, Begin Burst READ Cycle, Begin Burst READ Cycle, Continue Burst READ Cycle, Continue Burst READ Cycle, Continue Burst READ Cycle, Continue Burst WRITE Cycle, Continue Burst WRITE Cycle, Continue Burst READ Cycle, Suspend Burst READ Cycle, Suspend Burst READ Cycle, Suspend Burst READ Cycle, Suspend Burst WRITE Cycle, Suspend Burst WRITE Cycle, Suspend Burst Address Used CE None None None None None External External External External External Next Next Next Next Next Next Current Current Current Current Current Current H L L L L L L L L L X X H H X H X X H H X H CE2 X X H X H L L L L L X X X X X X X X X X X X CE2 X L X L X H H H H H X X X X X X X X X X X X ADSP X L L H H L L H H H H H X X H X H H X X H X ADSC L X X L L X X L L L H H H H H H H H H H H H ADV WRITE OE X X X X X X X X X X L L L L L L H H H H H H X X X X X X X L H H H H H H L L H H H H L L X X X X X L H X L H L H L H X X L H L H X X CLK L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H L-H DQ High-Z High-Z High-Z High-Z High-Z Q High-Z D Q High-Z Q High-Z Q High-Z D D Q High-Z Q High-Z D D Notes: 3. X = “Don’t Care.” H = logic HIGH. L = logic LOW. For X36 product, WRITE = L means [BWE + BWa*BWb*BWc*BWd ]*GW equals LOW. WRITE = H means [BWE + BWa*BWb*BWc*BWd]*GW equals HIGH. For X18 product, WRITE = L means [BWE + BWa*BWb]*GW equals LOW. WRITE = H means [BWE + BWa *BWb]*GW equals HIGH. 4. BWa e nables write to DQa. BWb enables write to DQb. BWc enables write to DQc. BWd enables write to DQd. 5. All inputs except OE must meet set up and hold times around the rising edge (LOW to HIGH) of CLK. 6. Suspending burst generates wait cycle. 7. For a write operation following a read operation, OE must be HIGH before the input data required set-up time plus High-Z time for OE and staying HIGH throughout the input data hold time. 8. This device contains circuitry that will ensure the outputs will be in High-Z during power-up. 9. ADSP LOW along with chip being selected always initiates a Read cycle at the L-H edge of CLK. A WRITE cycle can be performed by setting WRITE LOW for the CLK L-H edge of the subsequent wait cycle. Refer to Write timing diagram for clarification. 8 CY7C1366A/GVT71256C36 CY7C1367A/GVT71512C18 Partial Truth Table for READ/WRITE[10] Function READ READ WRITE one byte WRITE all bytes WRITE all bytes GW H H H H L BWE H L L L X BWa X H L L X BWb X H H L X BWc X H H L X BWd X H H L X IEEE 1149.1 Serial Boundary Scan (JTAG) Overview This device incorporates a serial boundary scan access port (TAP). This port is designed to operate in a manner consistent with IEEE Standard 1149.1-1990 (commonly referred to as JTAG), but does not implement all of the functions required for IEEE 1149.1 compliance. Certain functions have been modified or eliminated because their implementation places extra delays in the critical speed path of the device. Nevertheless, the device supports the standard TAP controller architecture (the TAP controller is the state machine that controls the TAPs operation) and can be expected to function in a manner that does not conflict with the operation of devices with IEEE Standard 1149.1 compliant TAPs. The TAP operates using LVTTL/ LVCMOS logic level signaling. Disabling the JTAG Feature It is possible to use this device without using the JTAG feature. To disable the TAP controller without interfering with normal operation of the device, TCK should be tied LOW (VSS) to prevent clocking the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be pulled up to VCC through a resistor. TDO should be left unconnected. Upon power-up the device will come up in a reset state which will not interfere with the operation of the device. TDO - Test Data Out (OUTPUT) The TDO output pin is used to serially clock data-out from the registers. The output that is active depending on the state of the TAP state machine (refer to Figure 1, TAP Controller State Diagram). Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO. TDO is connected to the Least Significant Bit (LSB) of any register (see Figure 2). Performing a TAP Reset The TAP circuitry does not have a reset pin (TRST, which is optional in the IEEE 1149.1 specification). A RESET can be performed for the TAP controller by forcing TMS HIGH (VCC) for five rising edges of TCK and pre-loads the instruction register with the IDCODE command. This type of reset does not affect the operation of the system logic. The reset affects test logic only. At power-up, the TAP is reset internally to ensure that TDO is in a High-Z state. Test Access Port (TAP) Registers Overview The various TAP registers are selected (one at a time) via the sequences of ones and zeros input to the TMS pin as the TCK is strobed. Each of the TAPs registers are serial shift registers that capture serial input data on the rising edge of TCK and push serial data out on subsequent falling edge of TCK. When a register is selected, it is connected between the TDI and TDO pins. Instruction Register The instruction register holds the instructions that are executed by the TAP controller when it is moved into the run test/idle or the various data register states. The instructions are three bits long. The register can be loaded when it is placed between the TDI and TDO pins. The parallel outputs of the instruction register are automatically preloaded with the IDCODE instruction upon power-up or whenever the controller is placed in the test-logic reset state. When the TAP controller is in the Capture-IR state, the two least significant bits of the serial instruction register are loaded with a binary “01” pattern to allow for fault isolation of the board-level serial test data path. Bypass Register The bypass register is a single-bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the device TAP to another device in the scan chain with minimum delay. The bypass register is set LOW (V SS) when the BYPASS instruction is executed. Test Access Port (TAP) TCK - Test Clock (INPUT) Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK. TMS - Test Mode Select (INPUT) The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. It is allowable to leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level. TDI - Test Data In (INPUT) The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction register see Figure 1. It is allowable to leave this pin unconnected if it is not used in an application. The pin is pulled up internally, resulting in a logic HIGH level. TDI is connected to the Most Significant Bit (MSB) of any register (see Figure 2). Note: 10. For the X18 product, There are only BWa and BWb. 9 CY7C1366A/GVT71256C36 CY7C1367A/GVT71512C18 Boundary Scan Register The Boundary Scan register is connected to all the input and bidirectional I/O pins (not counting the TAP pins) on the device. This also includes a number of NC pins that are reserved for future needs. There are a total of 70 bits for x36 device and 51 bits for x18 device. The boundary scan register, under the control of the TAP controller, is loaded with the contents of the device I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE-Z instructions can be used to capture the contents of the I/O ring. The Boundary Scan Order table describes the order in which the bits are connected. The first column defines the bit’s position in the boundary scan register. The MSB of the register is connected to TDI, and LSB is connected to TDO. The second column is the signal name, the third column is the TQFP pin number, and the fourth column is the BGA bump number. Identification (ID) Register The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the instruction register. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the device as described in the Identification Register Definitions table. The TAP controller does recognize an all-0 instruction. When an EXTEST instruction is loaded into the instruction register, the device responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between two instructions. Unlike SAMPLE/PRELOAD instruction, EXTEST places the device outputs in a High-Z state. IDCODE The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in the instruction upon power-up and at any time the TAP controller is placed in the test-logic reset state. SAMPLE-Z If the High-Z instruction is loaded in the instruction register, all output pins are forced to a High-Z state and the boundary scan register is connected between TDI and TDO pins when the TAP controller is in a Shift-DR state. SAMPLE/PRELOAD SAMPLE/PRELOAD is an IEEE 1149.1 mandatory instruction. The PRELOAD portion of the command is not implemented in this device, so the device TAP controller is not fully IEEE 1149.1-compliant. When the SAMPLE/PRELOAD instruction is loaded in the instruction register and the TAP controller is in the Capture-DR state, a snap shot of the data in the device’s input and I/O buffers is loaded into the boundary scan register. Because the device system clock(s) are independent from the TAP clock (TCK), it is possible for the TAP to attempt to capture the input and I/O ring contents while the buffers are in transition (i.e., in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results can not be expected. To guarantee that the boundary scan register will capture the correct value of a signal, the device input signals must be stabilized long enough to meet the TAP controller’s capture set up plus hold time (tCS plus tCH). The device clock input(s) need not be paused for any other TAP operation except capturing the input and I/O ring contents into the boundary scan register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins. Because the PRELOAD portion of the command is not implemented in this device, moving the controller to the Update-DR state with the SAMPLE/PRELOAD instruction loaded in the instruction register has the same effect as the Pause-DR command. BYPASS When the BYPASS instruction is loaded in the instruction register and the TAP controller is in the Shift-DR state, the bypass register is placed between TDI and TDO. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path. Reserved Do not use these instructions. They are reserved for future use. TAP Controller Instruction Set Overview There are two classes of instructions defined in the IEEE Standard 1149.1-1990; the standard (public) instructions and device specific (private) instructions. Some public instructions are mandatory for IEEE 1149.1 compliance. Optional public instructions must be implemented in prescribed ways. Although the TAP controller in this device follows the IEEE 1149.1 conventions, it is not IEEE 1149.1 compliant because some of the mandatory instructions are not fully implemented. The TAP on this device may be used to monitor all input and I/O pads, but can not be used to load address, data, or control signals into the device or to preload the I/O buffers. In other words, the device will not perform IEEE 1149.1 EXTEST, INTEST, or the preload portion of the SAMPLE/PRELOAD command. When the TAP controller is placed in Capture-IR state, the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction sets for this device are listed in the following tables. EXTEST EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this device. 10 CY7C1366A/GVT71256C36 CY7C1367A/GVT71512C18 1 TEST-LOGIC RESET 0 1 SELECT IR-SCAN 0 1 CAPTURE-DR 0 SHIFT-DR 1 EXIT1-DR 0 PAUSE-DR 1 0 EXIT2-DR 1 UPDATE-DR 1 0 0 EXIT2-IR 1 UPDATE-IR 1 0 0 1 0 CAPTURE-IR 0 SHIFT-IR 1 EXIT1-IR 0 PAUSE-IR 1 0 1 0 0 REUN-TEST/ IDLE 1 SELECT DR-SCAN 0 1 1 Figure 1. TAP Controller State Diagram [11] Note: 11. The 0/1 next to each state represents the value at TMS at the rising edge of TCK. 11 CY7C1366A/GVT71256C36 CY7C1367A/GVT71512C18 0 Bypass Register Selection Circuitry TDI Selection Circuitry TDO 2 Instruction Register 1 0 31 30 29 . . 2 1 0 Identification Register x . . . . 2 1 0 Boundary Scan Register [12] TDI TAP Controller TDI Figure 2. TAP Controller Block Diagram TAP Electrical Characteristics Over the Operating Range Parameter VIH VIl ILI ILI ILO VOLC VOHC VOLT VOHT Description Input High (Logic 1) Voltage Input Low (Logic 0) Voltage Input Leakage Current TMS and TDI Input Leakage Current Output Leakage Current LVCMOS Output Low Voltage[13, 15] LVCMOS Output High Voltage LVTTL Output Low Voltage [13] [13] [13, 15] [13, 14] [13, 14] Test Conditions Min. 2.0 –0.3 Max. VCC + 0.3 0.8 5.0 30 5.0 0.2 Unit V V µA µA µA V V V V 0V < V IN < VCC 0V < V IN < VCC Output disabled, 0V < V IN < VCCQ IOLC = 100 µA IOHC = 100 µA IOLT = 8.0 mA IOHT = 8.0 mA –5.0 –30 –5.0 VCC – 0.2 0.4 2.4 LVTTL Output High Voltage Notes: 12. X = 69 for the x36 configuration; X = 50 for the x18 configuration. 13. All Voltage referenced to VSS (GND). 14. Overshoot: VIH(AC)
CY7C1366A-225AJC 价格&库存

很抱歉,暂时无法提供与“CY7C1366A-225AJC”相匹配的价格&库存,您可以联系我们找货

免费人工找货