CY7C1992JV18-250BZXC

CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture Features ■ ■ ■ ■ ■ Functional Description The CY7C1392JV18, CY7C1992JV18, CY7C1393JV18, and CY7C1394JV18 are 1.8V Synchronous Pipelined SRAMs, equipped with Double Data Rate Separate IO (DDR-II SIO) architecture. The DDR-II SIO consists of two separate ports: the read port and the write port to access the memory array. The read port has data outputs to support read operations and the write port has data inputs to support write operations. The DDR-II SIO has separate data inputs and data outputs to completely eliminate the need to ‘turnaround’ the data bus required with common IO devices. Access to each port is accomplished through a common address bus. Addresses for read and write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K and K. Read data is driven on the rising edges of C and C if provided, or on the rising edge of K and K if C or C is not provided. Each address location is associated with two 8-bit words in the case of CY7C1392JV18, two 9-bit words in the case of CY7C1992JV18, two 18-bit words in the case of CY7C1393JV18, and two 36-bit words in the case of CY7C1394JV18 that burst sequentially into or out of the device. Asynchronous inputs include an output impedance matching input (ZQ). Synchronous data outputs are tightly matched to the two output echo clocks CQ/CQ, eliminating the need to capture data separately from each individual DDR-II SIO SRAM in the system design. Output data clocks (C/C) enable maximum system clocking and data synchronization flexibility. All synchronous inputs pass through input registers controlled by the K or K input clocks. All data outputs pass through output registers controlled by the C or C (or K/K in a single clock domain) input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry. 18- Mbit Density (2M x 8, 2M x 9, 1M x 18, 512K x 36) 300 MHz Clock for High Bandwidth 2-word Burst for reducing Address Bus Frequency Double Data Rate (DDR) Interfaces (data transferred at 600 MHz) at 300 MHz Two Input Clocks (K and K) for Precise DDR Timing ❐ SRAM uses rising edges only Two Input Clocks for Output Data (C and C) to Minimize Clock Skew and Flight Time mismatches Echo Clocks (CQ and CQ) simplify Data Capture in High Speed Systems Synchronous Internally Self-timed Writes DDR-II operates with 1.5 cycle Read Latency when the DLL is enabled Operates similar to a DDR-I Device with one Cycle Read Latency in DLL Off Mode 1.8V Core Power Supply with HSTL Inputs and Outputs Variable Drive HSTL Output Buffers Expanded HSTL Output Voltage (1.4V–VDD) Available in 165-Ball FBGA Package (13 x 15 x 1.4 mm) Offered in both Pb-free and non Pb-free packages JTAG 1149.1 compatible Test Access Port Delay Lock Loop (DLL) for Accurate Data Placement ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Configurations CY7C1392JV18 – 2M x 8 CY7C1992JV18 – 2M x 9 CY7C1393JV18 – 1M x 18 CY7C1394JV18 – 512K x 36 Selection Guide Description Maximum Operating Frequency Maximum Operating Current x8 x9 x18 x36 300 MHz 300 820 825 865 935 250 MHz 250 700 700 725 770 Unit MHz mA Cypress Semiconductor Corporation Document #: 001-44698 Rev. *A • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised August 22, 2008 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Logic Block Diagram (CY7C1392JV18) D[7:0] 8 Write Add. Decode Read Add. Decode A(19:0) 20 Address Register Write Data Reg Write Data Reg 1M x 8 Array 1M x 8 Array LD Control Logic R/W C C CQ K K DOFF R/W VREF LD NWS[1:0] Control Logic CLK Gen. Read Data Reg. 16 8 8 Reg. Reg. Reg. 8 8 8 CQ Q[7:0] Logic Block Diagram (CY7C1992JV18) D[8:0] 9 Write Add. Decode Read Add. Decode A(19:0) 20 Address Register Write Data Reg Write Data Reg 1M x 9 Array 1M x 9 Array LD Control Logic R/W C C CQ K K DOFF R/W VREF LD BWS[0] Control Logic CLK Gen. Read Data Reg. 18 9 9 Reg. Reg. Reg. 9 9 9 CQ Q[8:0] Document #: 001-44698 Rev. *A Page 2 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Logic Block Diagram (CY7C1393JV18) D[17:0] 18 Write Add. Decode Read Add. Decode A(18:0) 19 Address Register Write Data Reg Write Data Reg 512K x 18 Array 512K x 18 Array LD Control Logic R/W C C CQ K K DOFF R/W VREF LD BWS[1:0] Control Logic CLK Gen. Read Data Reg. 36 18 18 Reg. Reg. Reg. 18 18 CQ 18 Q[17:0] Logic Block Diagram (CY7C1394JV18) D[35:0] 36 Write Add. Decode Read Add. Decode A(17:0) 18 Address Register Write Data Reg Write Data Reg 256K x 18 Array 256K x 18 Array LD Control Logic R/W C C CQ K K DOFF R/W VREF LD BWS[3:0] Control Logic CLK Gen. Read Data Reg. 72 36 36 Reg. Reg. Reg. 36 36 CQ 36 Q[35:0] Document #: 001-44698 Rev. *A Page 3 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Pin Configuration The pin configurations for CY7C1392JV18, CY7C1992JV18, CY7C1393JV18, and CY7C1394JV18 follow. [1] 165-Ball FBGA (13 x 15 x 1.4 mm) Pinout CY7C1392JV18 (2M x 8) 1 A B C D E F G H J K L M N P R CQ NC NC NC NC NC NC DOFF NC NC NC NC NC NC TDO 2 NC/72M NC NC D4 NC NC D5 VREF NC NC Q6 NC D7 NC TCK 3 A NC NC NC Q4 NC Q5 VDDQ NC NC D6 NC NC Q7 A 4 R/W A VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS A A 5 NWS1 NC/288M A VSS VSS VDD VDD VDD VDD VDD VSS VSS A A A 6 K K A VSS VSS VSS VSS VSS VSS VSS VSS VSS A C C 7 NC/144M NWS0 A VSS VSS VDD VDD VDD VDD VDD VSS VSS A A A 8 LD A VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS A A 9 A NC NC NC NC NC NC VDDQ NC NC NC NC NC NC A 10 NC/36M NC NC NC D2 NC NC VREF Q1 NC NC NC NC NC TMS 11 CQ Q3 D3 NC Q2 NC NC ZQ D1 NC Q0 D0 NC NC TDI CY7C1992JV18 (2M x 9) 1 A B C D E F G H J K L M N P R CQ NC NC NC NC NC NC DOFF NC NC NC NC NC NC TDO 2 NC/72M NC NC D5 NC NC D6 VREF NC NC Q7 NC D8 NC TCK 3 A NC NC NC Q5 NC Q6 VDDQ NC NC D7 NC NC Q8 A 4 R/W A VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS A A 5 NC NC/288M A VSS VSS VDD VDD VDD VDD VDD VSS VSS A A A 6 K K A VSS VSS VSS VSS VSS VSS VSS VSS VSS A C C 7 NC/144M BWS0 A VSS VSS VDD VDD VDD VDD VDD VSS VSS A A A 8 LD A VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS A A 9 A NC NC NC NC NC NC VDDQ NC NC NC NC NC NC A 10 NC/36M NC NC NC D3 NC NC VREF Q2 NC NC NC NC D0 TMS 11 CQ Q4 D4 NC Q3 NC NC ZQ D2 NC Q1 D1 NC Q0 TDI Note 1. NC/36M, NC/72M, NC/144M, and NC/288M are not connected to the die and can be tied to any voltage level. Document #: 001-44698 Rev. *A Page 4 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Pin Configuration (continued) The pin configurations for CY7C1392JV18, CY7C1992JV18, CY7C1393JV18, and CY7C1394JV18 follow. [1] 165-Ball FBGA (13 x 15 x 1.4 mm) Pinout CY7C1393JV18 (1M x 18) 1 A B C D E F G H J K L M N P R CQ NC NC NC NC NC NC DOFF NC NC NC NC NC NC TDO 2 Q9 NC D11 NC Q12 D13 VREF NC NC Q15 NC D17 NC TCK 3 D9 D10 Q10 Q11 D12 Q13 VDDQ D14 Q14 D15 D16 Q16 Q17 A 4 R/W A VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS A A 5 BWS1 NC A VSS VSS VDD VDD VDD VDD VDD VSS VSS A A A 6 K K A VSS VSS VSS VSS VSS VSS VSS VSS VSS A C C 7 NC/288M BWS0 A VSS VSS VDD VDD VDD VDD VDD VSS VSS A A A 8 LD A VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS A A 9 A NC NC NC NC NC NC VDDQ NC NC NC NC NC NC A 10 NC/72M NC Q7 NC D6 NC NC VREF Q4 D3 NC Q1 NC D0 TMS 11 CQ Q8 D8 D7 Q6 Q5 D5 ZQ D4 Q3 Q2 D2 D1 Q0 TDI NC/144M NC/36M CY7C1394JV18 (512K x 36) 1 A B C D E F G H J K L M N P R CQ Q27 D27 D28 Q29 Q30 D30 DOFF D31 Q32 Q33 D33 D34 Q35 TDO 2 Q18 Q28 D20 D29 Q21 D22 VREF Q31 D32 Q24 Q34 D26 D35 TCK 3 D18 D19 Q19 Q20 D21 Q22 VDDQ D23 Q23 D24 D25 Q25 Q26 A 4 R/W A VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS A A 5 BWS2 BWS3 A VSS VSS VDD VDD VDD VDD VDD VSS VSS A A A 6 K K A VSS VSS VSS VSS VSS VSS VSS VSS VSS A C C 7 BWS1 BWS0 A VSS VSS VDD VDD VDD VDD VDD VSS VSS A A A 8 LD A VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS A A 9 D17 D16 Q16 Q15 D14 Q13 VDDQ D12 Q12 D11 D10 Q10 Q9 A 10 Q17 Q7 D15 D6 Q14 D13 VREF Q4 D3 Q11 Q1 D9 D0 TMS 11 CQ Q8 D8 D7 Q6 Q5 D5 ZQ D4 Q3 Q2 D2 D1 Q0 TDI NC/288M NC/72M NC/36M NC/144M Document #: 001-44698 Rev. *A Page 5 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Pin Definitions Pin Name D[x:0] IO Pin Description InputData Input Signals. Sampled on the rising edge of K and K clocks during valid write operations. Synchronous CY7C1392JV18 - D[7:0] CY7C1992JV18 - D[8:0] CY7C1393JV18 - D[17:0] CY7C1394JV18 - D[35:0] InputSynchronous Load. This input is brought LOW when a bus cycle sequence is defined. This definition Synchronous includes address and read/write direction. All transactions operate on a burst of 2 data (one clock period of bus activity). Nibble Write Select 0, 1 − Active LOW (CY7C1392JV18 Only). Sampled on the rising edge of the K and K clocks during Write operations. Used to select which nibble is written into the device during the current portion of the Write operations. Nibbles not written remain unaltered. NWS0 controls D[3:0] and NWS1 controls D[7:4]. All Nibble Write Selects are sampled on the same edge as the data. Deselecting a Nibble Write Select ignores the corresponding nibble of data and is not written into the device. InputByte Write Select 0, 1, 2 and 3 − Active LOW. Sampled on the rising edge of the K and K clocks during Synchronous write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. CY7C1992JV18 − BWS0 controls D[8:0] CY7C1393JV18 − BWS0 controls D[8:0], BWS1 controls D[17:9]. CY7C1394JV18 − BWS0 controls D[8:0], BWS1 controls D[17:9],BWS2 controls D[26:18] and BWS3 controls D[35:27]. All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select ignores the corresponding byte of data and is not written into the device. InputAddress Inputs. Sampled on the rising edge of the K clock during active read and write operations. These Synchronous address inputs are multiplexed for both read and write operations. Internally, the device is organized as 2M x 8 (2 arrays each of 1M x 8) for CY7C1392JV18, 2M x 9 (2 arrays each of 1M x 9) for CY7C1992JV18, 1M x 18 (2 arrays each of 512K x 18) for CY7C1393JV18, and 512K x 36 (2 arrays each of 256K x 36) for CY7C1394JV18. Therefore, only 20 address inputs are needed to access the entire memory array of CY7C1392JV18 and CY7C1992JV18, 19 address inputs for CY7C1393JV18, and 18 address inputs for CY7C1394JV18. These inputs are ignored when the appropriate port is deselected. OutputsData Output Signals. These pins drive out the requested data during a read operation. Valid data is Synchronous driven out on the rising edge of both the C and C clocks during read operations, or K and K when in single clock mode. When the read port is deselected, Q[x:0] are automatically tri-stated. CY7C1392JV18 − Q[7:0] CY7C1992JV18 − Q[8:0] CY7C1393JV18 − Q[17:0] CY7C1394JV18 − Q[35:0] InputSynchronous Read/Write Input. When LD is LOW, this input designates the access type (read when Synchronous R/W is HIGH, write when R/W is LOW) for the loaded address. R/W must meet the setup and hold times around the edge of K. Input Clock Positive Input Clock for Output Data. C is used in conjunction with C to clock out the read data from the device. C and C are used together to deskew the flight times of various devices on the board back to the controller. See Application Example on page 9 for further details. Negative Input Clock for Output Data. C is used in conjunction with C to clock out the read data from the device. C and C are used together to deskew the flight times of various devices on the board back to the controller. See Application Example on page 9 for further details. Positive Input Clock Input. The rising edge of K is used to capture synchronous inputs to the device and to drive out data through Q[x:0] when in single clock mode. All accesses are initiated on the rising edge of K. Negative Input Clock Input. K is used to capture synchronous inputs being presented to the device and to drive out data through Q[x:0] when in single clock mode. LD NWS0, NWS1 BWS0, BWS1, BWS2, BWS3 A Q[x:0] R/W C C Input Clock K Input Clock K Input Clock Document #: 001-44698 Rev. *A Page 6 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Pin Definitions Pin Name CQ IO Echo Clock (continued) Pin Description CQ Referenced with Respect to C. This is a free running clock and is synchronized to the input clock for output data (C) of the DDR-II. In the single clock mode, CQ is generated with respect to K. The timings for the echo clocks are shown in the table Switching Characteristics on page 22. CQ Referenced with Respect to C. This is a free running clock and is synchronized to the input clock for output data (C) of the DDR-II. In the single clock mode, CQ is generated with respect to K. The timings for the echo clocks are shown in the table Switching Characteristics on page 22. Output Impedance Matching Input. This input is used to tune the device outputs to the system data bus impedance. CQ, CQ, and Q[x:0] output impedance are set to 0.2 x RQ, where RQ is a resistor connected between ZQ and ground. Alternatively, this pin is connected directly to VDDQ, which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected. DLL Turn Off − Active Low. Connecting this pin to ground turns off the DLL inside the device. The timing in the DLL turned off operation differs from those listed in this data sheet. For normal operation, this pin is connected to a pull up through a 10 Kohm or less pull up resistor. The device behaves in DDR-I mode when the DLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with DDR-I timing. TDO for JTAG. TCK Pin for JTAG. TDI Pin for JTAG. TMS Pin for JTAG. Not Connected to the Die. Can be tied to any voltage level. Not Connected to the Die. Can be tied to any voltage level. Not Connected to the Die. Can be tied to any voltage level. Not Connected to the Die. Can be tied to any voltage level. Not Connected to the Die. Can be tied to any voltage level. Reference Voltage Input. Static input used to set the reference level for HSTL inputs, Outputs, and AC measurement points. CQ Echo Clock ZQ Input DOFF Input TDO TCK TDI TMS NC NC/36M NC/72M NC/144M NC/288M VREF VDD VSS VDDQ Output Input Input Input N/A N/A N/A N/A N/A InputReference Power Supply Power Supply Inputs to the Core of the Device. Ground Ground for the Device. Power Supply Power Supply Inputs for the Outputs of the Device. Document #: 001-44698 Rev. *A Page 7 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Functional Overview The CY7C1392JV18, CY7C1992JV18, CY7C1393JV18, and CY7C1394JV18 are synchronous pipelined Burst SRAMs equipped with a DDR-II Separate IO interface, which operates with a read latency of one and half cycles when DOFF pin is tied HIGH. When DOFF pin is set LOW or connected to VSS the device behaves in DDR-I mode with a read latency of one clock cycle. Accesses are initiated on the rising edge of the positive input clock (K). All synchronous input timing is referenced from the rising edge of the input clocks (K and K) and all output timing is referenced to the rising edge of the output clocks (C/C, or K/K when in single clock mode). All synchronous data inputs (D[x:0]) pass through input registers controlled by the rising edge of the input clocks (K and K). All synchronous data outputs (Q[x:0]) pass through output registers controlled by the rising edge of the output clocks (C/C or K/K when in single-clock mode). All synchronous control (R/W, LD, BWS[0:X]) inputs pass through input registers controlled by the rising edge of the input clock (K). CY7C1393JV18 is described in the following sections. The same basic descriptions apply to CY7C1392JV18, CY7C1992JV18, and CY7C1394JV18. Write accesses are initiated on every rising edge of the positive input clock (K). This pipelines the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and K). When Write access is deselected, the device ignores all inputs after the pending write operations are completed. Byte Write Operations Byte write operations are supported by the CY7C1393JV18. A write operation is initiated as described in the section Write Operations on page 8. The bytes that are written are determined by BWS0 and BWS1, which are sampled with each set of 18-bit data words. Asserting the appropriate Byte Write Select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the Byte Write Select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature is used to simplify read, modify, and write operations to a byte write operation. Single Clock Mode The CY7C1393JV18 is used with a single clock that controls both the input and output registers. In this mode the device recognizes only a single pair of input clocks (K and K) that control both the input and output registers. This operation is identical to the operation if the device had zero skew between the K/K and C/C clocks. All timing parameters remain the same in this mode. To use this mode of operation, tie C and C HIGH at power on. This function is a strap option and not alterable during device operation. Read Operations The CY7C1393JV18 is organized internally as two arrays of 512K x 18. Accesses are completed in a burst of two sequential 18-bit data words. Read operations are initiated by asserting R/W HIGH and LD LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the read address register. Following the next K clock rise, the corresponding lowest order 18-bit word of data is driven onto the Q[17:0] using C as the output timing reference. On the subsequent rising edge of C, the next 18-bit data word is driven onto the Q[17:0]. The requested data is valid 0.45 ns from the rising edge of the output clock (C/C, or K/K when in single clock mode). Read accesses are initiated on every rising edge of the positive input clock (K). This pipelines the data flow such that data is transferred out of the device on every rising edge of the output clocks, C/C (or K/K when in single clock mode). The CY7C1393JV18 first completes the pending read transactions, when read access is deselected. Synchronous internal circuitry automatically tri-states the output following the next rising edge of the positive output clock (C). DDR Operation The CY7C1393JV18 enables high performance operation through high clock frequencies (achieved through pipelining) and double data rate mode of operation. If a read occurs after a write cycle, address and data for the write are stored in registers. Store the write information because the SRAM cannot perform the last word write to the array without conflicting with the read. The data stays in this register until the next write cycle occurs. On the first write cycle after the reads, the stored data from the earlier write is written into the SRAM array. This is called a posted write. Depth Expansion Depth expansion requires replicating the LD control signal for each bank. All other control signals are common between banks as appropriate. Write Operations Write operations are initiated by asserting R/W LOW and LD LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the write address register. On the following K clock rise the data presented to D[17:0] is latched and stored into the 18-bit write data register, provided BWS[1:0] are both asserted active. On the subsequent rising edge of the negative input clock (K) the information presented to D[17:0] is also stored into the write data register, provided BWS[1:0] are both asserted active. The 36 bits of data are then written into the memory array at the specified location. Programmable Impedance Connect an external resistor, RQ, between the ZQ pin on the SRAM and VSS to enable the SRAM to adjust its output driver impedance. The value of RQ is five times the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of ±15 percent is between 175Ω and 350Ω, with VDDQ = 1.5V. The output impedance is adjusted every 1024 cycles at power up to account for drifts in supply voltage and temperature. Document #: 001-44698 Rev. *A Page 8 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Echo Clocks Echo clocks are provided on the DDR-II to simplify data capture on high-speed systems. Two echo clocks are generated by the DDR-II. CQ is referenced with respect to C and CQ is referenced with respect to C. These are free running clocks and are synchronized to the output clock of the DDR-II. In the single clock mode, CQ is generated with respect to K and CQ is generated with respect to K. The timing for the echo clocks is shown in Switching Characteristics on page 22. DLL These chips use a Delay Lock Loop (DLL) that is designed to function between 120 MHz and the specified maximum clock frequency. During power up, when the DOFF is tied HIGH, the DLL is locked after 1024 cycles of stable clock. The DLL is also reset by slowing or stopping the input clocks K and K for a minimum of 30 ns. However, it is not necessary to reset the DLL to lock it to the desired frequency. The DLL automatically locks 1024 clock cycles after a stable clock is presented. Disable the DLL by applying ground to the DOFF pin. When the DLL is turned off, the device behaves in DDR-I mode (with one cycle latency and a longer access time). For information refer to the application note AN5062 ‘DLL Considerations in QDRII/DDRII/QDRII+/DDRII+’. Application Example Figure 1 shows four DDR-II SIO used in an application. Figure 1. Application Example SRAM 1 Vt D R B W B LD R/W W LD R/W S ## # # ## A ZQ Q CQ CQ# C C# K K# SRAM 4 R = 250Ohms D B W LD R/W S # ## A ZQ Q CQ CQ# C C# K K# R = 250Ohms BUS MASTER (CPU or ASIC) DATA IN DATA OUT Address LD# R/W# BWS# SRAM 1 Input CQ SRAM 1 Input CQ# SRAM 4 Input CQ SRAM 4 Input CQ# Source K Source K# Delayed K Delayed K# R R = 50Ohms Vt = VREF R Vt Vt Document #: 001-44698 Rev. *A Page 9 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Truth Table The truth table for CY7C1392JV18, CY7C1992JV18, CY7C1393JV18, and CY7C1394JV18 follows. [2, 3, 4, 5, 6, 7] Operation Write Cycle: Load address; wait one cycle; input write data on consecutive K and K rising edges. Read Cycle: Load address; wait one and a half cycle; read data on consecutive C and C rising edges. NOP: No Operation Standby: Clock Stopped K L-H LD L R/W L DQ DQ D(A + 0) at K(t + 1)↑ D(A + 1) at K(t + 1)↑ L-H L H Q(A + 0) at C(t + 1)↑ Q(A + 1) at C(t + 2)↑ L-H Stopped H X X X High-Z Previous State High-Z Previous State Write Cycle Descriptions BWS0/ BWS1/ NWS0 L NWS1 L K L–H K – The write cycle description table for CY7C1392JV18 and CY7C1393JV18 follows. [2, 8] Comments During the data portion of a write sequence: CY7C1392JV18 − both nibbles (D[7:0]) are written into the device. CY7C1393JV18 − both bytes (D[17:0]) are written into the device. L L – L-H During the data portion of a write sequence: CY7C1392JV18 − both nibbles (D[7:0]) are written into the device. CY7C1393JV18 − both bytes (D[17:0]) are written into the device. – During the data portion of a write sequence: CY7C1392JV18 − only the lower nibble (D[3:0]) is written into the device, D[7:4] remains unaltered. CY7C1393JV18 − only the lower byte (D[8:0]) is written into the device, D[17:9] remains unaltered. L H L–H L H – L–H During the data portion of a write sequence: CY7C1392JV18 − only the lower nibble (D[3:0]) is written into the device, D[7:4] remains unaltered. CY7C1393JV18 − only the lower byte (D[8:0]) is written into the device, D[17:9] remains unaltered. – During the data portion of a write sequence: CY7C1392JV18 − only the upper nibble (D[7:4]) is written into the device, D[3:0] remains unaltered. CY7C1393JV18 − only the upper byte (D[17:9]) is written into the device, D[8:0] remains unaltered. H L L–H H L – L–H During the data portion of a write sequence: CY7C1392JV18 − only the upper nibble (D[7:4]) is written into the device, D[3:0] remains unaltered. CY7C1393JV18 − only the upper byte (D[17:9]) is written into the device, D[8:0] remains unaltered. – No data is written into the devices during this portion of a write operation. L–H No data is written into the devices during this portion of a write operation. H H H H L–H – Notes 2. X = “Don't Care,” H = Logic HIGH, L = Logic LOW, ↑represents rising edge. 3. Device powers up deselected with the outputs in a tri-state condition. 4. “A” represents address location latched by the devices when transaction was initiated. A + 0, A + 1 represents the internal address sequence in the burst. 5. “t” represents the cycle at which a Read/Write operation is started. t + 1, and t + 2 are the first, and second clock cycles respectively succeeding the “t” clock cycle. 6. Data inputs are registered at K and K rising edges. Data outputs are delivered on C and C rising edges, except when in single clock mode. 7. It is recommended that K = K and C = C = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically. 8. Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. NWS0, NWS1, BWS0, BWS1, BWS2 and BWS3 can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved. Document #: 001-44698 Rev. *A Page 10 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Write Cycle Descriptions BWS0 L L H H K L–H – L–H – K – The write cycle description table for CY7C1992JV18 follows. [2, 8] Comments During the data portion of a write sequence, the single byte (D[8:0]) is written into the device. No data is written into the device during this portion of a write operation. L–H During the data portion of a write sequence, the single byte (D[8:0]) is written into the device. – L–H No data is written into the device during this portion of a write operation. Write Cycle Descriptions BWS0 L L L L H H H H H H H H BWS1 L L H H L L H H H H H H BWS2 L L H H H H L L H H H H BWS3 L L H H H H H H L L H H The write cycle description table for CY7C1394JV18 follows. [2, 8] K L–H – L–H – L–H – L–H – L–H – L–H – K – Comments During the data portion of a write sequence, all four bytes (D[35:0]) are written into the device. L–H During the data portion of a write sequence, all four bytes (D[35:0]) are written into the device. – During the data portion of a write sequence, only the lower byte (D[8:0]) is written into the device. D[35:9] remains unaltered. L–H During the data portion of a write sequence, only the lower byte (D[8:0]) is written into the device. D[35:9] remains unaltered. – During the data portion of a write sequence, only the byte (D[17:9]) is written into the device. D[8:0] and D[35:18] remains unaltered. L–H During the data portion of a write sequence, only the byte (D[17:9]) is written into the device. D[8:0] and D[35:18] remains unaltered. – During the data portion of a write sequence, only the byte (D[26:18]) is written into the device. D[17:0] and D[35:27] remains unaltered. L–H During the data portion of a write sequence, only the byte (D[26:18]) is written into the device. D[17:0] and D[35:27] remains unaltered. – During the data portion of a write sequence, only the byte (D[35:27]) is written into the device. D[26:0] remains unaltered. L–H During the data portion of a write sequence, only the byte (D[35:27]) is written into the device. D[26:0] remains unaltered. – No data is written into the device during this portion of a write operation. L–H No data is written into the device during this portion of a write operation. Document #: 001-44698 Rev. *A Page 11 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 IEEE 1149.1 Serial Boundary Scan (JTAG) These SRAMs incorporate a serial boundary scan Test Access Port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard 1149.1-2001. The TAP operates using JEDEC standard 1.8V IO logic levels. Instruction Register Three-bit instructions are serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in TAP Controller Block Diagram on page 15. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section. When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binar ‘01’ pattern to enable the fault isolation of the board level serial test path. Bypass Register To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW (VSS) when the BYPASS instruction is executed. Boundary Scan Register The boundary scan register is connected to all of the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices. The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions are used to capture the contents of the input and output ring. The Boundary Scan Order on page 18 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO. Identification (ID) Register The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and is shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 17. Disabling the JTAG Feature It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, tie TCK LOW (VSS) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to VDD through a pull up resistor. Leave TDO unconnected. Upon power up, the device comes up in a reset state, which does not interfere with the operation of the device. Test Access Port—Test Clock The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK. Test Mode Select (TMS) The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. Leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level. Test Data-In (TDI) The TDI pin is used to serially input information into the registers and is connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram on page 14. TDI is internally pulled up and is unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register. Test Data-Out (TDO) The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see Instruction Codes on page 17). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. Performing a TAP Reset A reset is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This reset does not affect the operation of the SRAM and is performed while the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a High-Z state. TAP Instruction Set Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 17. Do not use three of these instructions that are listed as RESERVED. The other five instructions are described in this section in detail. Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, move the TAP controller into the Update-IR state. TAP Registers Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK. Document #: 001-44698 Rev. *A Page 12 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 IDCODE The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is supplied a Test-Logic-Reset state. SAMPLE Z The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High-Z state until the next command is supplied during the Update IR state. SAMPLE/PRELOAD SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register. The TAP controller clock only operates at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP then tries to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible. To guarantee that the boundary scan register captures the correct value of a signal, stabilize the SRAM signal long enough to meet the TAP controller's capture setup plus hold times (tCS and tCH). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register. After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins. PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation. The shifting of data for the SAMPLE and PRELOAD phases occurs concurrently when required, that is, while the data captured is shifted out, the preloaded data is shifted in. BYPASS When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board. EXTEST The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state. EXTEST OUTPUT BUS TRI-STATE IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode. The boundary scan register has a special bit located at bit 47. When this scan cell, called the ‘extest output bus tri-state’, is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High-Z condition. This bit is set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is pre-set LOW to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state. Reserved These instructions are not implemented but are reserved for future use. Do not use these instructions. Document #: 001-44698 Rev. *A Page 13 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 TAP Controller State Diagram The state diagram for the TAP controller follows. [9] 1 TEST-LOGIC RESET 0 1 SELECT IR-SCAN 0 1 CAPTURE-DR 0 SHIFT-DR 1 EXIT1-DR 0 PAUSE-DR 1 0 EXIT2-DR 1 UPDATE-DR 1 0 1 0 0 1 0 CAPTURE-IR 0 SHIFT-IR 1 EXIT1-IR 0 PAUSE-IR 1 EXIT2-IR 1 UPDATE-IR 0 0 1 0 0 TEST-LOGIC/ IDLE 1 SELECT DR-SCAN 0 1 1 Note 9. The 0/1 next to each state represents the value at TMS at the rising edge of TCK. Document #: 001-44698 Rev. *A Page 14 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 TAP Controller Block Diagram 0 Bypass Register 2 TDI Selection Circuitry 31 Instruction Register 30 29 . . 2 1 0 1 0 Selection Circuitry TDO Identification Register 106 . . . . 2 1 0 Boundary Scan Register TCK TMS TAP Controller TAP Electrical Characteristics Over the Operating Range [10, 11, 12] Parameter VOH1 VOH2 VOL1 VOL2 VIH VIL IX Description Output HIGH Voltage Output HIGH Voltage Output LOW Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input and Output Load Current GND ≤ VI ≤ VDD Test Conditions IOH = −2.0 mA IOH = −100 μA IOL = 2.0 mA IOL = 100 μA –0.3 –5 Min 1.4 1.6 0.4 0.2 0.65VDD VDD + 0.3 0.35VDD 5 Max Unit V V V V V V μA Notes 10. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics table. 11. Overshoot: VIH(AC) < VDDQ + 0.85V (Pulse width less than tCYC/2), Undershoot: VIL(AC) > −1.5V (Pulse width less than tCYC/2). 12. All Voltage referenced to Ground. Document #: 001-44698 Rev. *A Page 15 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 TAP AC Switching Characteristics Over the Operating Range [13, 14] Parameter tTCYC tTF tTH tTL Setup Times tTMSS tTDIS tCS Hold Times tTMSH tTDIH tCH Output Times tTDOV tTDOX TCK Clock LOW to TDO Valid TCK Clock LOW to TDO Invalid 0 10 ns ns TMS Hold after TCK Clock Rise TDI Hold after Clock Rise Capture Hold after Clock Rise 5 5 5 ns ns ns TMS Setup to TCK Clock Rise TDI Setup to TCK Clock Rise Capture Setup to TCK Rise 5 5 5 ns ns ns TCK Clock Cycle Time TCK Clock Frequency TCK Clock HIGH TCK Clock LOW 20 20 Description Min 50 20 Max Unit ns MHz ns ns TAP Timing and Test Conditions Figure 2 shows the TAP timing and test conditions. [14] Figure 2. TAP Timing and Test Conditions 0.9V 50Ω TDO Z0 = 50Ω CL = 20 pF ALL INPUT PULSES 1.8V 0.9V 0V (a) GND tTH tTL Test Clock TCK tTMSS tTMSH tTCYC Test Mode Select TMS tTDIS tTDIH Test Data In TDI Test Data Out TDO tTDOV tTDOX Notes 13. tCS and tCH refer to the setup and hold time requirements of latching data from the boundary scan register. 14. Test conditions are specified using the load in TAP AC Test Conditions. tR/tF = 1 ns. Document #: 001-44698 Rev. *A Page 16 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Identification Register Definitions Instruction Field Revision Number (31:29) Cypress Device ID (28:12) Cypress JEDEC ID (11:1) ID Register Presence (0) Value CY7C1392JV18 000 CY7C1992JV18 000 CY7C1393JV18 000 CY7C1394JV18 000 Description Version number. 11010100010000101 11010100010001101 11010100010010101 11010100010100101 Defines the type of SRAM. 00000110100 00000110100 00000110100 00000110100 Allows unique identification of SRAM vendor. Indicates the presence of an ID register. 1 1 1 1 Scan Register Sizes Register Name Instruction Bypass ID Boundary Scan Bit Size 3 1 32 107 Instruction Codes Instruction EXTEST IDCODE SAMPLE Z RESERVED SAMPLE/PRELOA D RESERVED RESERVED BYPASS Code 000 001 010 011 100 101 110 111 Description Captures the input and output ring contents. Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation. Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state. Do Not Use: This instruction is reserved for future use. Captures the input and output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation. Do Not Use: This instruction is reserved for future use. Do Not Use: This instruction is reserved for future use. Places the bypass register between TDI and TDO. This operation does not affect SRAM operation. Document #: 001-44698 Rev. *A Page 17 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Boundary Scan Order Bit # 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 Bump ID 6R 6P 6N 7P 7N 7R 8R 8P 9R 11P 10P 10N 9P 10M 11N 9M 9N 11L 11M 9L 10L 11K 10K 9J 9K 10J 11J 11H Bit # 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 Bump ID 10G 9G 11F 11G 9F 10F 11E 10E 10D 9E 10C 11D 9C 9D 11B 11C 9B 10B 11A Internal 9A 8B 7C 6C 8A 7A 7B 6B Bit # 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 Bump ID 6A 5B 5A 4A 5C 4B 3A 1H 1A 2B 3B 1C 1B 3D 3C 1D 2C 3E 2D 2E 1E 2F 3F 1G 1F 3G 2G 1J Bit # 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 Bump ID 2J 3K 3J 2K 1K 2L 3L 1M 1L 3N 3M 1N 2M 3P 2N 2P 1P 3R 4R 4P 5P 5N 5R Document #: 001-44698 Rev. *A Page 18 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Power Up Sequence in DDR-II SRAM Power up and initialize DDR-II SRAMs in a predefined manner to prevent undefined operations. DLL Constraints ■ ■ ■ DLL uses K clock as its synchronizing input. The input has low phase jitter, which is specified as tKC Var. The DLL functions at frequencies down to 120 MHz. If the input clock is unstable and the DLL is enabled, then the DLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide1024 cycles stable clock to relock to the desired clock frequency. Power Up Sequence ■ Apply power and drive DOFF either HIGH or LOW (All other inputs are HIGH or LOW). ❐ Apply VDD before VDDQ. ❐ Apply VDDQ before VREF or at the same time as VREF. ❐ Drive DOFF HIGH. Provide stable DOFF (HIGH), power and clock (K, K) for 1024 cycles to lock the DLL. ■ Figure 3. Power Up Waveforms ~ ~ K K ~ ~ Unstable Clock > 1024 Stable clock Start Normal Operation Clock Start (Clock Starts after V DD / V DDQ Stable) VDD / VDDQ DOFF V DD / V DDQ Stable (< +/- 0.1V DC per 50ns ) Fix High (or tie to VDDQ) Document #: 001-44698 Rev. *A Page 19 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Maximum Ratings Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature ................................. –65°C to +150°C Ambient Temperature with Power Applied.. –55°C to +125°C Supply Voltage on VDD Relative to GND ........–0.5V to +2.9V Supply Voltage on VDDQ Relative to GND.......–0.5V to +VDD DC Applied to Outputs in High-Z ........ –0.5V to VDDQ + 0.3V DC Input Voltage [11] Current into Outputs (LOW) ........................................ 20 mA Static Discharge Voltage (MIL-STD-883, M. 3015).. > 2001V Latch-up Current ................................................... > 200 mA Operating Range Range Commercial Industrial Ambient Temperature (TA) 0°C to +70°C –40°C to +85°C VDD [15] 1.8 ± 0.1V VDDQ [15] 1.4V to VDD .............................. –0.5V to VDD + 0.3V Electrical Characteristics DC Electrical Characteristics Over the Operating Range [12] Parameter VDD VDDQ VOH VOL VOH(LOW) VOL(LOW) VIH VIL IX IOZ VREF IDD [19] Description Power Supply Voltage IO Supply Voltage Output HIGH Voltage Output LOW Voltage Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input Leakage Current Output Leakage Current Input Reference Voltage [18] VDD Operating Supply Test Conditions Min Typ Max Unit 1.7 1.8 1.9 V 1.4 1.5 VDD V VDDQ/2 – 0.12 VDDQ/2 + 0.12 V VDDQ/2 – 0.12 VDDQ/2 + 0.12 V VDDQ – 0.2 VDDQ V VSS 0.2 V VREF + 0.1 VDDQ + 0.3 V –0.3 VREF – 0.1 V −5 5 μA −5 5 μA 0.68 0.75 0.95 V 820 mA 825 865 935 700 mA 700 725 770 275 mA 275 285 300 255 mA 255 260 275 Note 16 Note 17 IOH = −0.1 mA, Nominal Impedance IOL = 0.1 mA, Nominal Impedance GND ≤ VI ≤ VDDQ GND ≤ VI ≤ VDDQ, Output Disabled Typical Value = 0.75V VDD = Max, 300 MHz IOUT = 0 mA, f = fMAX = 1/tCYC 250 MHz ISB1 Automatic Power down Current Max VDD, Both Ports Deselected, VIN ≥ VIH or VIN ≤ VIL f = fMAX = 1/tCYC, Inputs Static 300 MHz 250 MHz (x8) (x9) (x18) (x36) (x8) (x9) (x18) (x36) (x8) (x9) (x18) (x36) (x8) (x9) (x18) (x36) Notes 15. Power up: assumes a linear ramp from 0V to VDD(min) within 200 ms. During this time VIH < VDD and VDDQ < VDD. 16. Outputs are impedance controlled. IOH = –(VDDQ/2)/(RQ/5) for values of 175Ω < RQ < 350Ω. 17. Outputs are impedance controlled. IOL = (VDDQ/2)/(RQ/5) for values of 175Ω < RQ < 350Ω. 18. VREF(min) = 0.68V or 0.46VDDQ, whichever is larger, VREF(max) = 0.95V or 0.54VDDQ, whichever is smaller. 19. The operation current is calculated with 50% read cycle and 50% write cycle. Document #: 001-44698 Rev. *A Page 20 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 AC Electrical Characteristics Over the Operating Range [11] Parameter VIH VIL Description Input HIGH Voltage Input LOW Voltage Test Conditions Min VREF + 0.2 – Typ – – Max – VREF – 0.2 Unit V V Capacitance Tested initially and after any design or process change that may affect these parameters. Parameter CIN CCLK CO Description Input Capacitance Clock Input Capacitance Output Capacitance Test Conditions TA = 25°C, f = 1 MHz, VDD = 1.8V, VDDQ = 1.5V Max 5 6 7 Unit pF pF pF Thermal Resistance Tested initially and after any design or process change that may affect these parameters. Parameter ΘJA ΘJC Description Thermal Resistance (Junction to Ambient) Thermal Resistance (Junction to Case) Test Conditions Test conditions follow standard test methods and procedures for measuring thermal impedance, in accordance with EIA/JESD51. 165 FBGA Package Unit 18.7 4.5 °C/W °C/W Figure 4. AC Test Loads and Waveforms VREF = 0.75V VREF OUTPUT Device Under Test Z0 = 50Ω RL = 50Ω VREF = 0.75V 0.75V VREF OUTPUT Device Under Test ZQ 5 pF 0.25V Slew Rate = 2 V/ns 0.75V R = 50Ω ALL INPUT PULSES 1.25V 0.75V [20] ZQ (a) RQ = 250Ω INCLUDING JIG AND SCOPE RQ = 250Ω (b) Note 20. Unless otherwise noted, test conditions are based on signal transition time of 2V/ns, timing reference levels of 0.75V, Vref = 0.75V, RQ = 250Ω, VDDQ = 1.5V, input pulse levels of 0.25V to 1.25V, and output loading of the specified IOL/IOH and load capacitance shown in (a) of AC Test Loads and Waveforms. Document #: 001-44698 Rev. *A Page 21 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Switching Characteristics Over the Operating Range [20, 21] Cypress Consortium Parameter Parameter tPOWER tCYC tKH tKL tKHKH tKHCH tSA tSC tSCDDR tSD tHA tHC tHCDDR tHD tCO tDOH tCCQO tCQOH tCQD tCQDOH tCQH tCQHCQH tCHZ tCLZ tKC Var tKC lock tKC Reset tKHKH tKHKL tKLKH tKHKH tKHCH tAVKH tIVKH tIVKH tDVKH tKHAX tKHIX tKHIX tKHDX tCHQV tCHQX tCHCQV tCHCQX tCQHQV tCQHQX tCQHCQL tCQHCQH tCHQZ tCHQX1 tKC Var tKC lock tKC Reset Description VDD(Typical) to the First Access [22] K Clock and C Clock Cycle Time Input Clock (K/K; C/C) HIGH Input Clock (K/K; C/C) LOW K/K Clock Rise to C/C Clock Rise (rising edge to rising edge) Address Setup to K Clock Rise Control Setup to K Clock Rise (LD, R/W) 300 MHz 1 3.3 1.32 1.32 0 0.4 0.4 8.4 – – – 1.45 – – – – – – – – 0.45 – 0.45 – 0.27 –0.27 1.24 [23] 250 MHz 1 4.0 1.6 1.6 1.8 0 0.5 0.5 0.35 0.35 0.5 0.5 0.35 0.35 – –0.45 – –0.45 –0.30 1.55 1.55 – –0.45 – 1024 30 8.4 – – – 1.8 – – – – – – – – 0.45 – 0.45 – 0.30 – – – 0.45 – 0.20 – Min Max Min Max Unit ms ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Cycles ns K Clock Rise to K Clock Rise and C to C Rise (rising edge to rising edge) 1.49 Setup Times Double Data Rate Control Setup to Clock (K/K) Rise (BWS0, BWS1, BWS2, 0.3 BWS3) D[X:0] Setup to Clock (K/K) Rise Address Hold after K Clock Rise Control Hold after K Clock Rise (LD, R/W) Double Data Rate Control Hold after Clock (K/K) Rise (BWS0, BWS1, BWS2, BWS3) D[X:0] Hold after Clock (K/K) Rise C/C Clock Rise (or K/K in single clock mode) to Data Valid Data Output Hold after Output C/C Clock Rise (Active to Active) C/C Clock Rise to Echo Clock Valid Echo Clock Hold after C/C Clock Rise Echo Clock High to Data Valid Echo Clock High to Data Invalid Output Clock (CQ/CQ) HIGH [23] 0.3 0.4 0.4 0.3 0.3 – –0.45 – –0.45 Hold Times Output Times – – – 0.45 – 0.20 – CQ Clock Rise to CQ Clock Rise (rising edge to rising edge) Clock (C/C) Rise to High-Z (Active to High-Z) Clock (C/C) Rise to Low-Z Clock Phase Jitter DLL Lock Time (K, C) K Static to DLL Reset [24, 25] [24, 25] 1.24 – –0.45 – 1024 30 DLL Timing Notes 21. When a part with a maximum frequency above 250 MHz is operating at a lower clock frequency, it requires the input timing of the frequency range in which it is being operated and outputs data with the output timings of that frequency range. 22. This part has a voltage regulator internally; tPOWER is the time that the power must be supplied above VDD minimum initially before a read or write operation can be initiated. 23. These parameters are extrapolated from the input timing parameters (tKHKH - 250 ps, where 250 ps is the internal jitter. An input jitter of 200 ps (tKC Var) is already included in the tKHKH). These parameters are only guaranteed by design and are not tested in production 24. tCHZ, tCLZ, are specified with a load capacitance of 5 pF as in (b) of AC Test Loads and Waveforms on page 21. Transition is measured ± 100 mV from steady-state voltage. 25. At any voltage and temperature tCHZ is less than tCLZ and tCHZ less than tCO. Document #: 001-44698 Rev. *A Page 22 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Switching Waveforms Figure 5. Read/Write/Deselect Sequence [26, 27, 28] NOP 1 K tKH K LD t SC R/W A tSA tKL READ (burst of 2) 2 READ (burst of 2) 3 WRITE (burst of 2) 4 WRITE (burst of 2) 5 READ (burst of 2) 6 NOP 7 8 tCYC tKHKH tHC A0 tHA A1 A2 tHD tSD A3 A4 tHD tSD D D20 D21 D30 D31 Q t KHCH t KHCH tCO C t CLZ Q00 Q01 tCQD Q10 Q11 tDOH t CHZ Q40 Q41 tCQDOH tKH C# tCQOH CQ tCQOH CQ# tCCQO tCQH tCCQO tKL tCYC tKHKH tCQHCQH DON’T CARE UNDEFINED Notes 26. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0+1. 27. Outputs are disabled (High-Z) one clock cycle after a NOP. 28. In this example, if address A4 = A3, then data Q40 = D30 and Q41 = D31. Write data is forwarded immediately as read results. This note applies to the whole diagram. Document #: 001-44698 Rev. *A Page 23 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Ordering Information Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered. Speed (MHz) 300 Ordering Code CY7C1392JV18-300BZC CY7C1992JV18-300BZC CY7C1393JV18-300BZC CY7C1394JV18-300BZC CY7C1392JV18-300BZXC CY7C1992JV18-300BZXC CY7C1393JV18-300BZXC CY7C1394JV18-300BZXC CY7C1392JV18-300BZI CY7C1992JV18-300BZI CY7C1393JV18-300BZI CY7C1394JV18-300BZI CY7C1392JV18-300BZXI CY7C1992JV18-300BZXI CY7C1393JV18-300BZXI CY7C1394JV18-300BZXI 250 CY7C1392JV18-250BZC CY7C1992JV18-250BZC CY7C1393JV18-250BZC CY7C1394JV18-250BZC CY7C1392JV18-250BZXC CY7C1992JV18-250BZXC CY7C1393JV18-250BZXC CY7C1394JV18-250BZXC CY7C1392JV18-250BZI CY7C1992JV18-250BZI CY7C1393JV18-250BZI CY7C1394JV18-250BZI CY7C1392JV18-250BZXI CY7C1992JV18-250BZXI CY7C1393JV18-250BZXI CY7C1394JV18-250BZXI 51-85180 165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free 51-85180 165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Industrial 51-85180 165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free 51-85180 165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Commercial 51-85180 165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free 51-85180 165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Industrial 51-85180 165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free Package Diagram Package Type Operating Range Commercial 51-85180 165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Document #: 001-44698 Rev. *A Page 24 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Package Diagram Figure 6. 165-Ball FBGA (13 x 15 x 1.4 mm) BOTTOM VIEW PIN 1 CORNER TOP VIEW Ø0.05 M C PIN 1 CORNER Ø0.25 M C A B Ø0.50 -0.06 (165X) +0.14 4 1 A B 2 3 4 5 6 7 8 9 10 11 11 10 9 8 7 6 5 3 2 1 A B D E F G 1.00 C C D E F G 15.00±0.10 15.00±0.10 H J K 14.00 H J K 7.00 L M N P R L M N P R A A 5.00 10.00 B 13.00±0.10 B 0.15(4X) 13.00±0.10 1.00 1.40 MAX. NOTES : SOLDER PAD TYPE : NON-SOLDER MASK DEFINED (NSMD) PACKAGE WEIGHT : 0.475g JEDEC REFERENCE : MO-216 / DESIGN 4.6C PACKAGE CODE : BB0AC 0.53±0.05 0.25 C SEATING PLANE 0.36 C 0.35±0.06 0.15 C 51-85180 *A Document #: 001-44698 Rev. *A Page 25 of 26 [+] Feedback CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 Document History Page Document Title: CY7C1392JV18/CY7C1992JV18/CY7C1393JV18/CY7C1394JV18, 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture Document Number: 001-44698 REV. ** *A ECN NO. ORIG. OF CHANGE SUBMISSION DATE See ECN 09/04/08 DESCRIPTION OF CHANGE New data sheet Converted from preliminary to final, Added 250 MHz speed bin, Changed JTAG ID [31:29] from 001 to 000, Updated power up sequence waveform and its description, Changed Ambient Temperature with Power Applied from “–10°C to +85°C” to “–55°C to +125°C” in the “Maximum Ratings “ on page 20, Changed ΘJA and ΘJC from 28.51 and 5.91 °C/W to 18.7 and 4.5 °C/W respectively. 2192568 VKN/PYRS 2561974 VKN/PYRS Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales. Products PSoC Clocks & Buffers Wireless Memories Image Sensors psoc.cypress.com clocks.cypress.com wireless.cypress.com memory.cypress.com image.cypress.com PSoC Solutions General Low Power/Low Voltage Precision Analog LCD Drive CAN 2.0b USB psoc.cypress.com/solutions psoc.cypress.com/low-power psoc.cypress.com/precision-analog psoc.cypress.com/lcd-drive psoc.cypress.com/can psoc.cypress.com/usb © Cypress Semiconductor Corporation, 2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document #: 001-44698 Rev. *A Revised August 22, 2008 Page 26 of 26 QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All product and company names mentioned in this document are the trademarks of their respective holders. [+] Feedback