CY8CKIT-038
PSoC® 4200 Family Processor Module Kit Guide
Doc. # 001-85916 Rev. *A
Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709
Phone (USA): 800.858.1810
Phone (Intnl): 408.943.2600
http://www.cypress.com
Copyrights
Copyrights
© Cypress Semiconductor Corporation, 2013. The information contained herein is subject to change without notice. Cypress
Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress
product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor
intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express
written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in lifesupport systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The
inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use
and in doing so indemnifies Cypress against all charges.
Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by
and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty
provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create
derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source
Code except as specified above is prohibited without the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described
herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein.
Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure
may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all
charges.
Use may be limited by and subject to the applicable Cypress software license agreement.
PSoC and CapSense are registered trademarks of Cypress Semiconductor Corporation. PSoC Designer, SmartSense, and
CapSense Express are trademarks of Cypress Semiconductor Corporation. All other products and company names mentioned in this document may be the trademarks of their respective holders.
Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the
Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard
Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors.
Flash Code Protection
Cypress products meet the specifications contained in their particular Cypress Datasheets. Cypress believes that its family of
products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be
methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would
be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of
their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."
Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly
evolving. We at Cypress are committed to continuously improving the code protection features of our products.
2
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
Contents
Safety Information
1. Introduction
1.1
1.2
1.3
1.4
1.5
5.2
5.3
17
System Block Diagram ..............................................................................................17
5. Example Projects
5.1
11
Programming CY8CKIT-038 ......................................................................................11
4. Hardware
4.1
9
CD/DVD Installation .....................................................................................................9
Install Hardware...........................................................................................................9
Install Software ............................................................................................................9
Uninstall Software........................................................................................................9
Verify Kit Version .......................................................................................................10
3. Kit Operation
3.1
7
Kit Contents .................................................................................................................7
PSoC Creator ..............................................................................................................7
Additional Learning Resources....................................................................................8
Document Revision History ........................................................................................8
Documentation Conventions .......................................................................................8
2. Getting Started
2.1
2.2
2.3
2.4
2.5
5
19
Project: VoltageDisplay_SAR_ADC...........................................................................19
5.1.1 Project Description .........................................................................................19
5.1.2 Hardware Connections...................................................................................20
5.1.2.1 PSoC Creator Connections (VoltageDisplay_SAR_ADC.cydwr).....21
5.1.2.2 Physical Connections on CY8CKIT-001 DVK..................................21
5.1.3 SAR ADC Configuration.................................................................................22
5.1.4 Verify Output ..................................................................................................23
Project: IntensityLED .................................................................................................24
5.2.1 Project Description .........................................................................................24
5.2.2 Hardware Connections...................................................................................25
5.2.2.1 PSoC Creator Connections (IntensityLED.cydwr) ...........................25
5.2.2.2 Physical Connections on CY8CKIT-001 DVK..................................25
5.2.3 Verify Output ..................................................................................................26
Project: LowPowerDemo ...........................................................................................27
5.3.1 Project Description .........................................................................................27
5.3.2 Hardware Connections...................................................................................29
5.3.2.1 PSoC Creator Connections (LowPowerDemo.cydwr) .....................29
5.3.2.2 Physical Connections on CY8CKIT-001 DVK..................................29
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
3
Contents
5.4
5.3.3 Verify Output .................................................................................................. 29
Project: CapSense..................................................................................................... 32
5.4.1 Project Description......................................................................................... 32
5.4.2 Hardware Connections .................................................................................. 33
5.4.2.1 PSoC Creator Connections (CapSense.cydwr)............................... 34
5.4.3 Verify Output .................................................................................................. 34
A. Appendix
A.1
A.2
A.3
A.4
4
37
Schematic.................................................................................................................. 37
Bill of Materials (BOM)
38
Pin Assignment Table................................................................................................ 39
Regulatory Compliance Information .......................................................................... 40
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
Safety Information
Regulatory Compliance
The CY8CKIT-038 is intended for use as a development platform for hardware or software in a
laboratory environment. The board is an open system design, which does not include a shielded
enclosure. This may cause interference to other electrical or electronic devices in close proximity. In
a domestic environment, this product may cause radio interference. In this case, take adequate
prevention measures. Also, do not use the board near any medical equipment or RF devices.
Attaching additional wiring to this product or modifying the product operation from the factory default
may affect its performance and cause interference with other apparatus in the immediate vicinity. If
such interference is detected, suitable mitigating measures should be taken.
The CY8CKIT-038, as shipped from the factory, has been verified to meet
with requirements of CE as a Class A product.
The CY8CKIT-038 contains electrostatic discharge (ESD) sensitive
devices. Electrostatic charges readily accumulate on the human body
and any equipment, and can discharge without detection. Permanent
damage may occur on devices subjected to high-energy discharges.
Proper ESD precautions are recommended to avoid performance
degradation or loss of functionality. Store unused CY8CKIT-038
boards in the protective shipping package.
End-of-Life / Product Recycling
The end-of life for this kit is after five years from the date of
manufacturing mentioned on the back of the box. Contact your nearest
recycler for dispositioning the kit.
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
5
Safety Information
General Safety Instructions
ESD Protection
ESD can damage boards and associated components. Cypress recommends that you perform
procedures only at an ESD workstation. If one is not available, use appropriate ESD protection by
wearing an antistatic wrist strap attached to chassis ground (any unpainted metal surface) on your
board when handling parts.
Handling Boards
CY8CKIT-038 boards are sensitive to ESD. Hold the board only by its edges. After removing the
board from its box, place it on a grounded, static free surface. Use a conductive foam pad if
available. Do not slide board over any surface.
6
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
1.
Introduction
Thank you for your interest in the CY8CKIT-038 PSoC® 4200 Family Processor Module Kit. This kit
allows you to develop applications on various products such as the sensor-less e-bike, white goods,
field oriented control (FOC) motor control, and home appliances. You can also design your own projects with PSoC Creator™, the integrated design environment (IDE) for PSoC devices.
The CY8CKIT-038 Processor Module is a PSoC 4200 family processor module designed for the
CY8CKIT-001 DVK. PSoC 4200 is a family of programmable embedded system devices with an
ARM Cortex-M0 CPU. It combines programmable analog, programmable interconnect, and user
programmable digital logic with a high-performance ARM Cortex-M0 subsystem.
1.1
Kit Contents
This kit contains:
■
CY8CKIT-038 processor module
■
I2C character LCD
■
Quick start guide
■
Kit CD/DVD
You can purchase this kit and download the example projects at
http:/www.cypress.com/go/CY8CKIT-038
Inspect the contents of the kit; if you find any part missing, contact your nearest Cypress sales office
for help or visit www.cypress.com/support.
1.2
PSoC Creator
Cypress's PSoC Creator software is a state-of-the-art, easy-to-use software development IDE. It
introduces a hardware and software co-design environment based on classical schematic entry and
revolutionary embedded design methodology.
With PSoC Creator, you can:
■
Create and share user-defined, custom peripherals using a hierarchical schematic design.
■
Automatically place and route select components and integrate simple glue logic normally residing in discrete muxes.
■
Trade-off hardware and software design considerations allowing you to focus on what matters
and get to market faster.
PSoC Creator also enables you to tap into an entire tools ecosystem with integrated compiler tool
chains, RTOS solutions, and production programmers to support PSoC devices.
For more information, visit the PSoC Creator web page.
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
7
Introduction
1.3
Additional Learning Resources
Visit www.cypress.com/Products/Programmable System-on-Chip for additional learning resources in
the form of datasheets, technical reference manual, and application notes.
■
Beginner Resources: PSoC Creator Training
❐
■
1.4
Getting Started With PSoC 4
Learning from Peers: Cypress Developer Community Forums
Document Revision History
Table 1-1. Revision History
Creation
Revision PDF Date
1.5
Origin of
Change
Description of Change
**
05/10/2013
SRYP
Initial version of kit guide
*A
09/26/2013
SASH
Updated images for PSoC Creator 3.0
Documentation Conventions
Table 1-2. Document Conventions for Guides
Convention
8
Usage
Courier New
Displays file locations, user entered text, and source code:
C:\ ...cd\icc\
Italics
Displays file names and reference documentation:
Read about the sourcefile.hex file in the PSoC Designer User Guide.
[Bracketed, Bold]
Displays keyboard commands in procedures:
[Enter] or [Ctrl] [C]
File > Open
Represents menu paths:
File > Open > New Project
Bold
Displays commands, menu paths, and icon names in procedures:
Click the File icon and then click Open.
Times New Roman
Displays an equation:
2+2=4
Text in gray boxes
Describes Cautions or unique functionality of the product.
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
2.
Getting Started
This chapter describes how to install and configure the CY8CKIT-038 PSoC 4200 Family Processor
Module kit software. Chapter 3 shows you how to program the kit, Chapter 4 documents the hardware features of the kit, and Chapter 5 explains the operation of the code examples. The Appendix
section provides the schematics, PCB layout, and bill of materials (BOM) associated with the kit.
2.1
CD/DVD Installation
Follow these steps to install the CY8CKIT-038 PSoC 4200 Family Processor Module Kit software:
1. Insert the kit CD/DVD into your PC’s CD/DVD drive. The CD/DVD is designed to auto-run. If autorun does not execute, double click AutoRun on the root of the CD/DVD.
2. After the installation is complete, the kit contents are available at the following location:
\PSoC 4200 Processor Module Kit\
2.2
Install Hardware
No hardware installation is required for this kit. The processor module is designed to be used in conjunction with the CY8CKIT-001.
2.3
Install Software
When installing the CY8CKIT-038 PSoC 4200 Family Processor Module Kit, the installer checks if
your system has the required software. These include PSoC Creator, PSoC Programmer, Windows
Installer, .NET, Acrobat Reader, and Keil complier. If these applications are not installed, the installer
prompts you to download and install them.
The following software needs to be installed that are specified in the CD/DVD:
■
PSoC Creator 3.0 or later
■
PSoC Programmer 3.19.1 or later
Note Select the Typical installation type for all installations.
Code examples are provided in the Firmware folder of the kit installer.
2.4
Uninstall Software
The software can be uninstalled using one of the following methods:
■
Go to Start > Control Panel > Programs > Uninstall Programs; select the Uninstall tab for
Windows.
■
Go to Start > All Programs > Cypress > Cypress Update Manager > Cypress Update Manager; select the Uninstall button next to the software that needs to be uninstalled.
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
9
Getting Started
2.5
Verify Kit Version
To know the kit revision, look for the white sticker on the bottom left, on the reverse of the kit box. If
the revision reads CY8CKIT-038 Rev **, then, you own the latest version.
10
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
3.
Kit Operation
The CY8CKIT-038 PSoC 4200 Family Processor Module Kit should be mounted on the CY8CKIT001 DVK. The serial wire debugger (SWD) interface is available for programming/debugging on the
processor module board, as shown in the Figure 3-1.
3.1
Programming CY8CKIT-038
This section provides details on how to program the PSoC 4200 family device by using the
"VoltageDisplay_SAR_DAC" example project.
Follow this procedure to program a project onto the PSoC 4200 family device:
1. Connect the PSoC 4200 family processor module on the CY8CKIT-001 DVK.
2. Apply the power to the CY8CKIT-001 DVK using either the battery connections or a wall power
unit using 12-V AC adapter.
3. Connect the MiniProg3 to the processor module on the 5-pin programming header J5, as shown
in Figure 3-1; then, connect it to the host PC’s USB high-speed port using a USB cable.
Figure 3-1. Connecting CY8CKIT-038 and MiniProg3 with CY8CKIT-001 DVK
Note Refer to CY8CKIT-001 PSoC Development Kit Board Guide for more details on connections.
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
11
Kit Operation
4. Open PSoC Creator. Click on the VoltageDisplay_SAR_ADC example project from the Kits
folder present on the Start Page.
Figure 3-2. Kit Projects in the PSoC Creator Start Page
5. Create a folder in the desired location and click OK.
6. The project opens up in PSoC Creator and is saved in that folder.
7. Go to the Tools menu select Options.
Figure 3-3. Tools > Options
12
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
Kit Operation
8. Go to Program/Debug.
Figure 3-4. Program/Debug Option
9. Select Port Configuration and click MiniProg3.
Figure 3-5. Select MiniProg3
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
13
Kit Operation
10.Configure MiniProg3 using the following settings.
Figure 3-6. MiniProg3 Configurations
11. Build the project by selecting the Build option.
Figure 3-7. Build Option
12.Click the Program icon.
Figure 3-8. Program Option
In some cases, when you click the Program tab, the following window pops up.
14
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
Kit Operation
Figure 3-9. Select Debug Target Window
Click on Port Acquire. Click Connect and then select OK to program the device.
Figure 3-10. Program Device
13.After successful programming, a prompt message is displayed in the output window (see
Figure 3-11).
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
15
Kit Operation
Figure 3-11. Successful Programming Message in Output Window
Note Refer to Example Projects chapter on page 19 for more example projects.
16
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
4.
4.1
Hardware
System Block Diagram
Figure 4-1. PSoC 4200 Family Block Diagram
PSoC 4200
Family Device
32-bit
AHB-Lite
CPU & Memory
SWD/TC
SPCIF
Cortex
M0
48 MHz
FLASH
32 kB
SRAM
4 kB
SROM
4 kB
FAST MUL
NVIC, IRQMX
Read Accelerator
SRAM Controller
ROM Controller
System Resources
Peripherals
Active/Sleep
Deep Sleep
Hibernate
36x GPIO
x4
UDB
Test
DFT Logic
DFT Analog
UDB
4x TCPWM
SAR
(12-bit)
UDB
PCLK
x1
Reset
Reset Control
XRES
Programmable
Digital
LCD
Programmable
Analog
2x SCB-I2C/SPI/UART
Peripheral Interconnect (MMIO)
Capsense
Clock
Clock Control
WDT
IMO
ILO
System Interconnect (Single Layer AHB)
2x LP Comparator
Power
Sleep Control
WIC
POR
LVD
REF
BOD
PWRSYS
NVLatches
UDB
Port Interface & Digital System Interconnect (DSI)
SMX
CTBm
2x OpAmp
High Speed I/O Matrix
x1
I/O Pins (Analog, Digital, Special, ESD)
Programmable I/O
Features
■
48-MHz Cortex-M0 CPU (0.9 DMIPS/MHz)
■
32-KB flash and 4-KB SRAM
■
Programmable logic: Four universal digital blocks
■
Analog blocks: 12-bit 1-MSPS SAR ADC with sample and hold and a programmable sequencer,
a continuous time block with two opamps with a comparator mode, a temperature sensor, and
two low-power comparators
■
Fixed-function digital blocks: Two combination UART/SPI/I2C (one function at a time) serial communication blocks (SCB). Four 16-bit counter/timer/PWMs with center-aligned capability
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
17
Hardware
■
Fixed-function special blocks: CSD CapSense block with shield driver for waterproofing and digital LCD drive on all pins
■
Clocking: Trimmed IMO and ILO clock sources
■
Deep Sleep, Hibernate, and Stop low-power modes
Figure 4-2. CY8CKIT-038 PSoC 4200 Family Processor Module Board
The CY8CKIT-038 PSoC 4200 family processor module board has the following four blocks:
18
■
44-Pin TQFP package PSoC 4200 family device
■
Four 2 × 16 headers, which connect to the CY8CKIT-001 DVK main board
■
CMOD circuitry for CapSense application
■
Single-wire debug (SWD) connector
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
5.
Example Projects
All code examples provided with this kit are for the PSoC 4 device, CY8C4245AXI-483. Make sure
that you select this device when creating new projects using this processor module. Visit http://
www.cypress.com/?id=4519 for more information about the PSoC 4200 device portfolio.
5.1
Project: VoltageDisplay_SAR_ADC
For all the projects, place jumper J12 on CY8CKIT-001 in the LCD power off position.
5.1.1
Project Description
This example project measures an analog voltage controlled by the potentiometer. The project uses
the internal SAR ADC configured for a 12-bit operation; the ADC range is 0 to VDDA. The results are
displayed on the I2C character LCD.
Figure 5-1. VoltageDisplay_SAR_ADC Schematic
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
19
Example Projects
Figure 5-2. Project Flow Chart
5.1.2
Hardware Connections
The I2C character LCD should be configured as shown in the following table.
Pin Name
20
Port Name
Reset
P3[5]
SCB_SCL
P4[0]
SCB_SDA
P4[1]
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
Example Projects
5.1.2.1
PSoC Creator Connections (VoltageDisplay_SAR_ADC.cydwr)
5.1.2.2
Physical Connections on CY8CKIT-001 DVK
Because it uses the potentiometer, the jumper VR_PWR (J11) should be in place. This connects the
potentiometer to the VDDA. Connect the output of the VR pin to P2[7] (Voltage_Input) input pin, as
shown in Figure 5-5 on page 23.
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
21
Example Projects
5.1.3
SAR ADC Configuration
To view or configure the SAR ADC component, double-click the component in the TopDesign.cysch
file.
Figure 5-3. SAR ADC Configuration
The SAR ADC is configured as follows:
■
Free-running mode of operation is selected because the ADC scans only one channel continuously.
■
Sample rate is set to 100,000 sps. The code waits for each sample, processes it, and displays
the result on the LCD.
■
Range is set to VSSA to 2*VREF (3.3 V) in single-ended mode because the potentiometer output
is a single-ended signal that can go from 0 to VDDA.Therefore, at 12-bit resolution, the ADC
resolves in steps of VDDA/2.
■
Voltage reference should be set to VDDA/2 supply voltage when the input range is set to VSSA to
VDDA. It is set to 1.65 V here, because by default the VDDA jumper setting on the board is set to
3.3 V.
When the VDDA jumper on the board is set to 5 V, set Operating Conditions in the System tab to
5 V as shown in Figure 5-4.
Figure 5-4. Operating Condition
22
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
Example Projects
5.1.4
Verify Output
Build and program the code example, and reset the device. The LCD shows the voltage reading corresponding to the voltage on the potentiometer. The following figure demonstrates the functionality.
When you turn the potentiometer, the voltage value changes.
Figure 5-5. VoltageDisplay_SAR_ADC Project Demonstration
You can also verify the voltage on the potentiometer using a precision multimeter.
Note The potentiometer connects to a differential ADC, which works in the single-ended mode. This
means the ADC input is measured against internal VSSA. Any offset in the measurement can be
positive or negative. This can result in a small offset voltage even when the potentiometer is zero.
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
23
Example Projects
5.2
Project: IntensityLED
5.2.1
Project Description
This example code uses pulse-width modulators (PWM) to illuminate an LED. When the pulse width
of the PWM varies, the LED brightness changes. By continuously varying the pulse width of the
PWM, the example code makes an LED go from low brightness to a high brightness and back.
Figure 5-6. Intensity LED Schematic
24
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
Example Projects
Figure 5-7. Project Flow Chart
5.2.2
Hardware Connections
5.2.2.1
PSoC Creator Connections (IntensityLED.cydwr)
5.2.2.2
Physical Connections on CY8CKIT-001 DVK
Connect the output pin P1[5] (LED) to any one of the LEDs present on the CY8CKIT-001 DVK, as
shown in Figure 5-8.
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
25
Example Projects
5.2.3
Verify Output
When the example code is built and programmed into the device, reset the device by pressing the
Reset button or power cycling the board. The project output is LED1 glowing with a brightness control that changes with time.
Note If the processor module is programmed with any other code example involving LCD display
before programming the IntensityLED.hex file, the LCD continues to display the output of the previous project because the LCD component is used in the IntensityLED project. The LCD display is
cleared by power cycling the board.
Figure 5-8. IntensityLED Project Demonstration
26
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
Example Projects
5.3
Project: LowPowerDemo
5.3.1
Project Description
This project demonstrates the low-power functionality of the PSoC 4200 family processor module.
The project implements a firmware-based code, which continuously monitors a switch to put the system into sleep or wake-up mode.
Figure 5-9. LowPowerDemo Schematic
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
27
Example Projects
Figure 5-10. Project Flow Chart
Start
Initialize interrupts
and I2C character
LCD
Display
“Low Power Demo”
on LCD
And turn on the LED
Switch press?
No
Yes
Switch off the LED
Turn off the LCD display
Put the system into sleep
Switch press?
No
Yes
Wake up the system
Turn on the LCD display
Switch on the LED
28
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
Example Projects
5.3.2
Hardware Connections
The I2C character LCD should be configured as shown in the following table.
Pin Name
Port Name
Reset
P3[5]
SCB_SCL
P4[0]
SCB_SDA
P4[1]
5.3.2.1
PSoC Creator Connections (LowPowerDemo.cydwr)
5.3.2.2
Physical Connections on CY8CKIT-001 DVK
Connect P1[6] (SwitchPin) to any of the switches (SW1 or SW2), and P1[7] (SleepLED) to any of the
LEDs of the CY8CKIT-001 DVK, as shown in Figure 5-11 on page 30.
5.3.3
Verify Output
Build and program the code example, and reset the device.
■
When powered or during normal operation, "Low Power Demo" is displayed on the LCD and the
LED is in the ON state.
■
When P1[6] (SwitchPin) is pressed, the LCD display turns off, LED turns off, and finally, the
device goes to sleep.
■
When P1[6] (SwitchPin) is pressed the second time, the device returns to Active mode and the
LCD display and LED turn on.
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
29
Example Projects
Figure 5-11. LowPowerDemo Project Demonstration (Active Mode)
30
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
Example Projects
Figure 5-12. LowPowerDemo Project Demonstration (Low-Power Mode)
LCD display
is off
LED is off
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
31
Example Projects
5.4
Project: CapSense
5.4.1
Project Description
This code example provides a platform to build CapSense-based projects using the PSoC 4200 family processor. The example uses two CapSense buttons and one five-element slider provided on the
board. Each capacitive sensor on the board is scanned using the Cypress CSD algorithm. The buttons are pre-tuned in the example code to take care of factors such as board parasitic.
Figure 5-13. CapSense Schematic
32
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
Example Projects
Figure 5-14. Project Flow Chart
Start
Initialize CapSense
and
I2C character LCD
Display
“Btn0 Btn1 Slider”
on LCD
Display “OFF”
on LCD
Display “OFF”
on LCD
Button0 press?
No
Button1 press?
No
Yes
Yes
Display “ON”
on LCD
Display “ON”
on LCD
Display “----”
on LCD
Slider press?
No
Yes
Display finger
position
on LCD
5.4.2
Hardware Connections
No specific hardware connections are required for this project because all connections are hardwired on the board. The following table shows the I2C character LCD and CapSense configurations.
Pin Name
Port Name
Reset
P3[5]
SCB_SCL
P4[0]
SCB_SDA
P4[1]
Button0
P0[5]
Button1
P0[6]
Slider0
P0[0]
Slider1
P0[1]
Slider2
P0[2]
Slider3
P0[3]
Slider4
P0[4]
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
33
Example Projects
5.4.2.1
PSoC Creator Connections (CapSense.cydwr)
5.4.3
Verify Output
Build and program the code example, and reset the device. The LCD displays the status of the two
buttons as ON or OFF. The LCD also shows the slider touch position as a percentage.
When you touch a button, the LCD displays ON; when you remove the finger from the button, the
LCD displays OFF, as shown in Figure 5-15.
Figure 5-15. Capsense Button Demo
34
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
Example Projects
When the slider is touched, the corresponding finger position is displayed as a percentage on the
LCD.
Figure 5-16. CapSense Slider Demo
Note You can also use the character LCD provided with the CY8CKIT-001 DVK to implement your
own designs using the PSoC 4200 Family Processor Module. Example projects using the character
LCD are not provided with this kit.
To use the character LCD, move jumper J12 on CY8CKIT-001 to LCD power ON.
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
35
Example Projects
36
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
A.
Appendix
Schematic
GND
P2_0
P2_1
P2_2
P2_3
P2_4
P2_5
P2_6
P2_7
SWDProgramming
Interface
VDDD
P3_0
1
2
3
4
5
HDR 1x5
1
2
3
4
5
XRES
SWDCLK
SWDIO
R3
NO LOAD
P1_7
P1_6
P1_5
P1_4
P1_3
P1_2
P1_1
P1_0
VSSA
VDDA
VDDD
VSS
P2_0
P2_1
P2_2
P2_3
P2_4
P2_5
P2_6
P2_7
VSS
P3_0
R5
NO LOAD
R6
NO LOAD
P4_0_OUT
R13 NO LOAD
ZERO
R11
K
7
VDDD
4.7K
VCCD
C11
0.1 uFd
J6
3 PIN HDR
33
32
31
30
29
28
27
26
25
24
23
P4_1_OUT
P4_0_OUT
OE
VCCA
GND
PLACE CAPS CLOSE TO POWER PINS
XRES
P0_7
P0_6
P0_5
P0_4
P0_3
P0_2
P0_1
P0_0
P4_3
C4
0.1 uF
NO LOAD
R12
10K
7
(TEST POINT FOR FUTURE USE)
TP3
RED
VDDD
8
0603
B3
9
11
10
B2
VDDD
U2
FXMAR2104
A3
0402
4.7K
TP5
(TEST POINT FOR FUTURE USE)
VCCB
A2
2
C10
0.1 uFd 0402
C2
1 uF
VCCD
XRES
P0_7
P0_6
P0_5
P0_4
P0_3
P0_2
P0_1
P0_0
P4_3
VCC_LCD
6
TP2
(REGULATED SUPPLY 1.8 V)
RED
B0
1
A0
VDDD
VCC_LCD
3V3
5
LCD Power Select
P3_7
12
R14 100K
VCC_LCD
A1
C12
0.01 uF
B1
P3_5_OUT
P4_1
TP4
(DIGITAL SUPPLY 1.8 - 5.5 V)
C3
10 uF
C8
1 uF
(DIGITAL GROUND)
TP1
BLACK
C6
2200 pF
VDDD
12
P3_1
SWDIO 13
SWDCLK 14
15
P3_4
16
P3_5
17
P3_6
18
P3_7
19
20
P4_0
21
P4_1
22
P4_2
R2
NO LOAD
J5
1
2
3
4
5
6
7
8
9
10
11
P3_1
P3_2_SWDIO
P3_3_SWDCLK
P3_4
P3_5
P3_6
P3_7
VDDD
P4_0
P4_1
P4_2
CAPSENSE TUNING CIRCUITRY
Default Loaded For CSD
R10
6
P0_3
P0_1
44
43
42
41
40
39
38
37
36
35
34
U1
PSoC4A_44_TQFP
P4_1_OUT
5
A
3
2
1
P1_7
P1_6
P1_5
P1_4
P1_3
P1_2
P1_1
P1_0
C1
2200 pF
4
SCL
4
P0_7
P0_5
P4_2
R4
NO LOAD
SDA
3
P4_3
Header 2x16
Shunt
Resistor
3
P4_1
P3_6
Header 2x16
2
VO
P4_0
P4_0
VCC
P3_5
P0_2
P0_0
R9
7.15K
R8
2.7K
VCC_LCD
0402
P0_6
P0_4
P2_2
P2_0
32
30
28
26
24
22
20
18
16
14
12
10
8
6
4
2
3
C9
0.1 uFd
0402
P2_3
P2_1
31
29
27
25
23
21
19
17
15
13
11
9
7
5
3
1
P4_2
P2_6
P2_4
0402
0603
P2_7
P2_5
LCD
MODULE
J3
32
30
28
26
24
22
20
18
16
14
12
10
8
6
4
2
1
0603
31
29
27
25
23
21
19
17
15
13
11
9
7
5
3
1
R7 NO LOAD
10K
1
LCD HEADER W/O BACKLIGHT
2
P1
J2
0603
CY8C42 FAMILY
PROCESSOR MODULE
0603
A.1
C5
0.1 uF
C7
1 uF
VDDD
TP6
(GPIO)
J1
P1_0
P1_1
P1_4
P1_6
3V3
5V
31
29
27
25
23
21
19
17
15
13
11
9
7
5
3
1
32
30
28
26
24
22
20
18
16
14
12
10
8
6
4
2
J4
P3_4
XRES
P1_2
P1_3
P1_5
P1_7
P3_0
SWDIO
P3_4
P3_6
P3_0
VDDD
R1
ZERO
31
29
27
25
23
21
19
17
15
13
11
9
7
5
3
1
32
30
28
26
24
22
20
18
16
14
12
10
8
6
4
2
P3_1
SWDCLK
P3_5
P3_7
P3_1
Header 2x16
PCA: 121-60038-01
PCB: 600-60048-01
FAB DRW: 610-60046-01
ASSY DRW: 620-60048-01
CYPRESS SEMICONDUCTOR © 2012
Title
Header 2x16
Size
B
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
CY8CKIT-038 44 PIN TQFP
Document Number
630-60048-01
Rev
05
37
A.2
Item
Bill of Materials (BOM)
Qty
Reference
Value
Description
Manufacturer
Mfr Part Number
Murata Electronics North
GRM21BR61C106KE15L
America
1
1
C3
10 uF
CAP CER 10 UF 16 V X5R 0805
2
3
C2,C7,C8
1uF
CAP CER 1UF 10 V 10% X5R 0805 Kemet
C0805C105K8PACTU
Murata
GRM1885C1H222JA01D
3
2
C1, C6
2200 pF
CAP CER 2200PF 50 V 5% C0G
0603
4
5
C4, C5, C9,
C10, C11
0.1 uF
CAP .10 UF 10 V CERAMIC X5R
0402
Kemet
C0402C104K8PACTU
5
4
J1, J2, J3, J4
HDR 2x16
CONN MALE 32POS DL 050 TH
SHRD GOLD
Centronic Precision
Electronic Co.
HHLHS32GB1
6
1
J5
HDR 1x5
CONN HEADER 5POS 0.1 VERT
KEYED
Molex
22-23-2051
7
1
J6
3 PIN HDR
CONN HEADR BRKWAY 100
03POS STR
TE Connectivity
9-146280-0-03
8
1
P1
LCD
HEADER
CONN RECEPT 100 SNGL STR
7POS
3M
929850-01-07-RA
9
1
R1
ZERO
RES ZERO OHM 1/16W 0603 SMD Panasonic - ECG
ERJ-3GEY0R00V
Panasonic - ECG
ERJ-3GEYJ272V
10
1
R8
2.7 K
RES 2.7K OHM 1/10W 5% 0603
SMD
11
1
R9
7.15 K
RES 7.15 K OHM 1/10W 1% 0603
SMD
Panasonic - ECG
ERJ-3EKF7151V
12
2
R10, R11
4.7 K
RES 4.7 K OHM 1/10W 5% 0603
SMD
Panasonic - ECG
ERJ-3GEYJ472V
13
5
TP2, TP3, TP4,
RED
TP5, TP6
TEST POINT 43 HOLE 65 PLATED
Keystone Electronics
RED
5000
14
1
TP1
BLACK
TEST POINT 43 HOLE 65 PLATED
Keystone Electronics
BLACK
5001
15
1
U1
PSoC 4A
PSoC4A Mixed-Signal Array 44-Pin TQFP
Cypress Semiconductor
PSoC4A
16
2
17
2
Self Thread Screws 2.5mm
18
2
STANDOFF height 23mm
19
1
U2
FXMAR2104
TRANSLATOR 4-BIT DUAL 12UMLP
Fairchild Semiconductor
FXMAR2104UMX
20
1
R14
100 K
RES 100K OHM 1/10 W 5% 0402
SMD
Panasonic - ECG
ERJ-2GEJ104X
21
1
C12
0.01 uF
CAP 10000PF 16 V CERAMIC
0402 SMD
Panasonic - ECG
ECJ-0EB1C103K
22
1
16X2 I2C 3.3 V LCD module
SUNLIKE
CON-1X7_2-54MM
Panasonic - ECG
ERJ-3GEY0R00V
M2.5 x 1mm WASHER NYLON
No Load Components
19
7
R2, R3, R4,
R5, R6, R13,
R12
NO LOAD
RES NO LOAD 0603 SMD
20
1
R7
10 K POT
Trimmer Resistors - Through Hole
Bourns
3/8" round 10 Kohms 0.5 watt 20%
38
3352T-1-103LF
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
A.3
Pin Assignment Table
Port
Port 0
Port 1
Port 2
Port 3
Port 4
Pin
Pin Name
Description
24
P0[0]
GPIO,LCD,CSD,SCB0,COMP
25
P0[1]
GPIO,LCD,CSD,SCB0,COMP
26
P0[2]
GPIO,LCD,CSD,SCB0,COMP
27
P0[3]
GPIO,LCD,CSD,COMP
28
P0[4]
GPIO,LCD,CSD,SCB1
29
P0[5]
GPIO,LCD,CSD,SCB1
30
P0[6]
GPIO,LCD,CSD,SCB1,EXT_CLK
31
P0[7]
GPIO,LCD,CSD,SCB1,WAKEUP
37
P1[0]
GPIO,LCD,CSD,CTB,PWM
38
P1[1]
GPIO,LCD,CSD,CTB,PWM
39
P1[2]
GPIO,LCD,CSD,CTB,PWM
40
P1[3]
GPIO,LCD,CSD,CTB,PWM
41
P1[4]
GPIO,LCD,CSD,CTB
42
P1[5]
GPIO,LCD,CSD,CTB
43
P1[6]
GPIO,LCD,CSD
44
P1[7]
GPIO,LCD,CSD,EXT_REF
2
P2[0]
GPIO,LCD,CSD,SARMUX
3
P2[1]
GPIO,LCD,CSD,SARMUX
4
P2[2]
GPIO,LCD,CSD,SARMUX
5
P2[3]
GPIO,LCD,CSD,SARMUX
6
P2[4]
GPIO,LCD,CSD,SARMUX,PWM
7
P2[5]
GPIO,LCD,CSD,SARMUX,PWM
8
P2[6]
GPIO,LCD,CSD,SARMUX,PWM
9
P2[7]
GPIO,LCD,CSD,SARMUX,PWM
11
P3[0]
GPIO,LCD,CSD,SCB1,PWM
12
P3[1]
GPIO,LCD,CSD,SCB1,PWM
13
P3[2]
GPIO,LCD,CSD,SCB1,PWM,SWD
14
P3[3]
GPIO,LCD,CSD,SCB1,PWM,SWD
15
P3[4]
GPIO,LCD,CSD,SCB1,PWM
16
P3[5]
GPIO,LCD,CSD,SCB1,PWM
17
P3[6]
GPIO,LCD,CSD,SCB1,PWM
18
P3[7]
GPIO,LCD,CSD,PWM
20
P4[0]
GPIO,LCD,CSD,SCB0
21
P4[1]
GPIO,LCD,CSD,SCB0
22
P4[2]
GPIO,LCD,CSD,SCB0
23
P4[3]
GPIO,LCD,CSD,SCB0
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
39
Port
Pin
Other
A.4
Pin Name
Description
1
VSS
DIGITAL GROUND
19
VDDD
DIGITAL SUPPLY (1.8-5.5 V)
32
XRES
CHIP RESET (active low)
33
VCCD
REGULATED SUPPLY (Connect TO 1 uF Cap or 1.8 V
34
VDDD
DIGITAL SUPPLY (1.8-5.5 V)
35
VDDA
ANALOG SUPPLY (1.8-5.5V)
36
VSSA
ANALOG GROUND
10
VSS
DIGITAL GROUND
Regulatory Compliance Information
CY8CKIT-038 has been tested and verified to comply with the following electromagnetic compatibility (EMC) regulations:
40
■
EN 55022:2010 Class A - Emissions
■
EN 55024:2010 Class A - Immunity
CY8CKIT-038 PSoC 4200 Family Processor Module Kit Guide, Doc. # 001-85916 Rev. *A
工商网监
湘ICP备2023018690号
