CY9BF122KQN-G-AVE2

Please note that Cypress is an Infineon Technologies Company. The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio. Continuity of document content The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page. Continuity of ordering part numbers Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering. www.infineon.com CY9B120M Series 32-bit Arm® Cortex®-M3 FM3 Microcontroller The CY9B120M Series are highly integrated 32-bit microcontrollers dedicated for embedded controllers with low-power consumption mode and competitive cost. These series are based on the Arm® Cortex®-M3 Processor with on-chip Flash memory and SRAM, and have peripheral functions such as various timers, ADCs, DACs and Communication Interfaces (UART, CSIO, I2C, LIN). The products which are described in this data sheet are placed into TYPE9 product categories in FM3 Family Peripheral Manual. Features 32-bit Arm® Cortex®-M3 Core [UART] ◼ Processor version: r2p1 ◼ Full duplex double buffer ◼ Up to 72 MHz Frequency Operation ◼ Selection with or without parity supported ◼ Integrated Nested Vectored Interrupt Controller (NVIC): 1 ◼ Built-in dedicated baud rate generator NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels ◼ 24-bit System timer (Sys Tick): System timer for OS task management ◼ External clock available as a serial clock ◼ Hardware Flow control: Automatically control the transmission/reception by CTS/RTS (only ch.4) ◼ Various error detection functions available (parity errors, On-chip Memories framing errors, and overrun errors) [Flash memory] [CSIO] ◼ Dual operation Flash memory ◼ Full duplex double buffer  Dual Operation Flash memory has the upper bank and the lower bank. So, this series could implement erase, write and read operations for each bank simultaneously.  Main area: Up to 256 Kbytes (Up to 240 Kbytes upper bank + 16 Kbytes lower bank)  Work area: 32 Kbytes (lower bank) ◼ Built-in dedicated baud rate generator ◼ Overrun error detection function available [LIN] ◼ LIN protocol Rev.2.1 supported ◼ Read cycle: 0 wait-cycle ◼ Full duplex double buffer ◼ Security function for code protection ◼ Master/Slave mode supported [SRAM] ◼ LIN break field generation (can be changed to 13 to 16-bit This Series on-chip SRAM is composed of two independent SRAM (SRAM0, SRAM1). SRAM0 is connected to I-code bus and D-code bus of Cortex-M3 core. SRAM1 is connected to System bus. ◼ SRAM0: Up to 16 Kbytes length) ◼ LIN break delimiter generation (can be changed to 1 to 4-bit length) ◼ Various error detection functions available (parity errors, framing errors, and overrun errors) ◼ SRAM1: Up to 16 Kbytes 2 [I C] Multi-function Serial Interface (Max eight channels) ◼ Standard mode (Max 100 kbps)/Fast mode (Max 400 kbps) supported ◼ 4 channels with 16 stepsx9-bit FIFO (ch.0/1/3/4), 4 channels without FIFO (ch.2/5/6/7) ◼ Operation mode is selectable from the followings for each channel.  UART  CSIO  LIN  I2 C Cypress Semiconductor Corporation Document Number: 002-05655 Rev. *I • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised April 15, 2021 CY9B120M Series DMA Controller (Eight channels) General-Purpose I/O Port The DMA controller has an independent bus from the CPU, so the CPU and the DMA controller can process simultaneously. This series can use its pins as general-purpose I/O ports when they are not used for peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated to. ◼ 8 independently configured and operated channels ◼ Transfer can be started by software or request from the built-in peripherals ◼ Transfer address area: 32-bit (4 Gbytes) ◼ Transfer mode: Block transfer/Burst transfer/Demand transfer ◼ Transfer data type: bytes/half-word/word ◼ Transfer block count: 1 to 16 ◼ Number of transfers: 1 to 65536 A/D Converter (Max 26 channels) [12-bit A/D Converter] ◼ Successive Approximation type ◼ Built-in 2 units ◼ Conversion time: 0.8 μs @ 5V ◼ Priority conversion available (priority at 2 levels) ◼ Scanning conversion mode ◼ Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for Priority conversion: 4 steps) D/A Converter (Max two channels) ◼ R-2R type ◼ 10-bit resolution Base Timer (Max eight channels) Operation mode is selectable from the followings for each channel. ◼ 16-bit PWM timer ◼ Capable of pull-up control per pin ◼ Capable of reading pin level directly ◼ Built-in port relocate function ◼ Up to 65 high-speed general-purpose I/O ports @ 80 pin package ◼ Some ports are 5V tolerant. See "List of Pin Functions" and "I/O Circuit Type" to confirm the corresponding pins. Dual Timer (32-/16-bit Down Counter) The dual timer consists of two programmable 32-/16-bit down counters. Operation mode is selectable from the followings for each channel. ◼ Free-running ◼ Periodic (=Reload) ◼ One-shot Quadrature Position/Revolution Counter (QPRC) (Max two channels) The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use as the up/down counter. ◼ The detection edge of the three external event input pins AIN, BIN and ZIN is configurable. ◼ 16-bit position counter ◼ 16-bit revolution counter ◼ Two 16-bit compare registers ◼ 16-bit PPG timer ◼ 16-/32-bit reload timer ◼ 16-/32-bit PWC timer Document Number: 002-05655 Rev. *I Page 2 of 102 CY9B120M Series Multi-Function Timer Watchdog Timer (Two channels) The multi-function timer is composed of the following blocks. A watchdog timer can generate interrupts or a reset when a time-out value is reached. ◼ 16-bit free-run timer × 3ch./unit ◼ Input capture × 4ch./unit ◼ Output compare × 6ch./unit ◼ A/D activation compare × 2ch./unit ◼ Waveform generator × 3ch./unit ◼ 16-bit PPG timer × 3ch./unit This series consists of two different watchdogs, a “Hardware” watchdog and a “Software” watchdog. The “Hardware” watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, the “Hardware” watchdog is active in any low-power consumption modes except RTC, Stop, Deep Standby RTC, Deep Standby Stop modes. CRC (Cyclic Redundancy Check) Accelerator ◼ PWM signal output function The CRC accelerator calculates the CRC which has a heavy software processing load, and achieves a reduction of the integrity check processing load for reception data and storage. ◼ DC chopper waveform output function CCITT CRC16 and IEEE-802.3 CRC32 are supported. ◼ Dead time function ◼ CCITT CRC16 Generator Polynomial: 0x1021 ◼ Input capture function ◼ IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7 ◼ A/D converter activate function Clock and Reset The following functions can be used to achieve motor control. ◼ DTIF (motor emergency stop) interrupt function Real-Time Clock (RTC) The real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 00 to 99. ◼ The interrupt function with specifying date and time (Year/Month/Day/Hour/Minute) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute. ◼ Timer interrupt function after set time or each set time. ◼ Capable of rewriting the time with continuing the time count. ◼ Leap year automatic count is available. [Clocks] Selectable from five clock sources (2 external oscillators, 2 built-in CR oscillator, and Main PLL). ◼ Main Clock: 4 MHz to 48 MHz ◼ Sub Clock: 32.768 kHz ◼ Built-in High-speed CR Clock: 4 MHz ◼ Built-in Low-speed CR Clock: 100 kHz ◼ Main PLL Clock [Resets] ◼ Reset requests from INITX pin ◼ Power-on reset Watch Counter ◼ Software reset The watch counter is used for wake up from the Sleep and Timer mode. ◼ Watchdog timers reset Interval timer: up to 64 s (Max) @ Sub Clock: 32.768 kHz ◼ Low-voltage detection reset ◼ Clock Super Visor reset External Interrupt Controller Unit ◼ Up to 23 external interrupt input pins @ 80 pin Package ◼ Include one non-maskable interrupt (NMI) input pin Clock Super Visor (CSV) Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks. ◼ If external clock failure (clock stop) is detected, reset is asserted. ◼ If external frequency anomaly is detected, interrupt or reset is asserted. Document Number: 002-05655 Rev. *I Page 3 of 102 CY9B120M Series Low-Voltage Detector (LVD) Debug This Series include 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage that has been set, Low-Voltage Detector generates an interrupt or reset. Serial Wire JTAG Debug Port (SWJ-DP) ◼ LVD1: error reporting via interrupt Unique value of the device (41-bit) is set. ◼ LVD2: auto-reset operation Low-Power Consumption Mode Six low-power consumption modes are supported. Unique ID Power Supply ◼ Wide range voltage: VCC = 2.7 V to 5.5 V ◼ ◼ ◼ ◼ ◼ Sleep Timer RTC Stop Deep Standby RTC (selectable between keeping the value of RAM and not) ◼ Deep Standby Stop (selectable between keeping the value of RAM and not) Document Number: 002-05655 Rev. *I Page 4 of 102 CY9B120M Series Contents 1. Product Lineup .................................................................................................................................................................. 7 2. Packages ........................................................................................................................................................................... 8 3. Pin Assignment ................................................................................................................................................................. 9 4. List of Pin Functions....................................................................................................................................................... 15 5. I/O Circuit Type................................................................................................................................................................ 31 6. Handling Precautions ..................................................................................................................................................... 38 6.1 Precautions for Product Design ................................................................................................................................... 38 6.2 Precautions for Package Mounting .............................................................................................................................. 39 6.3 Precautions for Use Environment ................................................................................................................................ 40 7. Handling Devices ............................................................................................................................................................ 41 8. Block Diagram ................................................................................................................................................................. 43 9. Memory Size .................................................................................................................................................................... 44 10. Memory Map .................................................................................................................................................................... 44 11. Pin Status in Each CPU State ........................................................................................................................................ 47 12. Electrical Characteristics ............................................................................................................................................... 52 12.1 Absolute Maximum Ratings ......................................................................................................................................... 52 12.2 Recommended Operating Conditions.......................................................................................................................... 54 12.3 DC Characteristics....................................................................................................................................................... 55 12.3.1 Current Rating .............................................................................................................................................................. 55 12.3.2 Pin Characteristics ....................................................................................................................................................... 58 12.4 AC Characteristics ....................................................................................................................................................... 59 12.4.1 Main Clock Input Characteristics .................................................................................................................................. 59 12.4.2 Sub Clock Input Characteristics ................................................................................................................................... 60 12.4.3 Built-in CR Oscillation Characteristics .......................................................................................................................... 60 12.4.4 Operating Conditions of Main PLL (In the case of using main clock for input of PLL) .................................................. 61 12.4.5 Operating Conditions of Main PLL (In the case of using built-in high-speed CR for input clock of Main PLL) .............. 61 12.4.6 Reset Input Characteristics .......................................................................................................................................... 62 12.4.7 Power-on Reset Timing................................................................................................................................................ 62 12.4.8 Base Timer Input Timing .............................................................................................................................................. 63 12.4.9 CSIO/UART Timing ...................................................................................................................................................... 64 12.4.10 External Input Timing ................................................................................................................................................ 72 12.4.11 Quadrature Position/Revolution Counter timing ........................................................................................................ 73 12.4.12 I2C Timing ................................................................................................................................................................. 75 12.4.13 JTAG Timing ............................................................................................................................................................. 76 12.5 12-bit A/D Converter .................................................................................................................................................... 77 12.6 10-bit D/A Converter .................................................................................................................................................... 80 12.7 Low-Voltage Detection Characteristics ........................................................................................................................ 81 12.7.1 Low-Voltage Detection Reset ....................................................................................................................................... 81 12.7.2 Interrupt of Low-Voltage Detection ............................................................................................................................... 82 12.8 Flash Memory Write/Erase Characteristics ................................................................................................................. 83 12.8.1 Write / Erase time......................................................................................................................................................... 83 12.8.2 Write cycles and data hold time ................................................................................................................................... 83 12.9 Return Time from Low-Power Consumption Mode ...................................................................................................... 84 12.9.1 Return Factor: Interrupt/WKUP .................................................................................................................................... 84 12.9.2 Return Factor: Reset .................................................................................................................................................... 86 13. Ordering Information ...................................................................................................................................................... 88 14. Package Dimensions ...................................................................................................................................................... 89 Document Number: 002-05655 Rev. *I Page 5 of 102 CY9B120M Series 15. Major Changes ................................................................................................................................................................ 97 Document History ............................................................................................................................................................... 100 Sales, Solutions, and Legal Information ........................................................................................................................... 102 Document Number: 002-05655 Rev. *I Page 6 of 102 CY9B120M Series 1. Product Lineup Memory Size Product Name On-chip Flash memory On-chip SRAM CY9BF121K/L/M Main area Work area SRAM0 SRAM1 Total 64 Kbytes 32 Kbytes 8 Kbytes 8 Kbytes 16 Kbytes CY9BF122K/L/M 128 Kbytes 32 Kbytes 8 Kbytes 8 Kbytes 16 Kbytes CY9BF124K/L/M 256 Kbytes 32 Kbytes 16 Kbytes 16 Kbytes 32 Kbytes Function CY9BF121K CY9BF122K CY9BF124K Product Name Pin count CPU Freq. Power supply voltage range DMAC 2 Multi-function Serial Interface (UART/CSIO/LIN/I C) MF Timer Base Timer (PWC/Reload timer/PWM/PPG) A/D activation compare 2 ch. Input capture 4 ch.* Free-run timer 3 ch. Output compare 6 ch. Waveform generator 3 ch. PPG 3 ch. QPRC Dual Timer Real-Time Clock Watch Counter CRC Accelerator Watchdog Timer External Interrupts I/O ports 12-bit A/D converter CSV (Clock Super Visor) LVD (Low-Voltage Detector) High-speed Built-in CR Low-speed Debug Function Unique ID 48 Cortex-M3 72 MHz 2.7 V to 5.5 V 8ch. 4 ch. (Max) ch.0/1/3: FIFO ch.5: No FIFO (In ch.1/5, only UART and LIN are available.) 8ch. (Max) CY9BF121L CY9BF122L CY9BF124L 64 CY9BF121M CY9BF122M CY9BF124M 80/96 8 ch. (Max) ch.0/1/3/4 FIFO ch.2/5/6/7: No FIFO (In ch.1, only UART and LIN are available.) 1 unit 1 ch. 1 unit 1 unit 1 unit Yes 1 ch. (SW) + 1 ch. (HW) 14 pins (Max) + NMI × 1 35 pins (Max) 14 ch. (2 units) Yes 2 ch. 4 MHz 100 kHz SWJ-DP Yes 2 ch. (Max) 19 pins (Max) + NMI x 1 50 pins (Max) 23 ch. (2 units) 23 pins (Max) + NMI x 1 60 pins (Max) 26 ch. (2 units) *: The external input channel which can be used is shown as follows. • ch.0 to ch.3: CY9BF121M/F122M/F124M • ch.0, ch.2, ch.3: CY9BF121K/F122K/F124K, CY9BF121L/F122L/F124L Note: − All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the I/O port according to your function use. See “12 Electrical Characteristics 12.4 AC Characteristics 12.4.3 Built-in CR Oscillation Characteristics” for the accuracy of the built-in CR. Document Number: 002-05655 Rev. *I Page 7 of 102 CY9B120M Series 2. Packages Product name Package CY9BF121K CY9BF122K CY9BF124K CY9BF121L CY9BF122L CY9BF124L CY9BF121M CY9BF122M CY9BF124M LQFP: LQA048 (0.5 mm pitch)  - - QFN: VNA048 (0.5 mm pitch)  - - LQFP: LQD064 (0.5 mm pitch) -  - LQFP: LQG064 (0.65 mm pitch) -  - QFP: VNC064 (0.5 mm pitch) -  - LQFP: LQH080 (0.5 mm pitch) - -  LQFP: LQJ080 (0.65 mm pitch) - -  BGA: FDG096 (0.5 mm pitch) - -  : Supported Note: − See "Package Dimensions" for detailed information on each package Document Number: 002-05655 Rev. *I Page 8 of 102 CY9B120M Series 3. Pin Assignment LQH080/LQJ080 P03/TMS/SWDIO P02/TDI P01/TCK/SWCLK P00/TRSTX 64 63 62 61 P07/ADTG_0/INT23_1 P04/TDO/SWO 66 65 P0B/AN16/SOT4_0/TIOB6_1/INT18_0 P0A/AN15/SIN4_0/INT00_2 68 67 P0D/RTS4_0/TIOA3_2/INT20_0 P0C/AN17/SCK4_0/TIOA6_1/INT19_0 70 69 P0F/AN18/NMIX/SUBOUT_0/CROUT_1/RTCCO_0/WKUP0 P0E/CTS4_0/TIOB3_2/INT21_0 72 71 P62/AN19/SCK5_0/ADTG_3 P63/INT03_0 74 73 P60/AN21/SIN5_0/TIOA2_2/INT15_1/WKUP3/IGTRG_1 P61/AN20/SOT5_0/TIOB2_2/DTTI0X_2 76 75 P80/INT16_1 VCC 78 77 VSS P81/INT17_1 80 79 (TOP VIEW) VCC 1 60 P20/INT05_0/CROUT_0/AIN1_1 P50/AN22/INT00_0/AIN0_2/SIN3_1 2 59 P21/AN14/SIN0_0/INT06_1/BIN1_1/WKUP2 P51/AN23/INT01_0/BIN0_2/SOT3_1 3 58 P22/AN13/SOT0_0/TIOB7_1/ZIN1_1 P52/AN24/INT02_0/ZIN0_2/SCK3_1 4 57 P23/AN12/SCK0_0/TIOA7_1 P53/SIN6_0/TIOA1_2/INT07_2 5 56 P1B/AN11/SOT4_1/INT20_2/IC01_1 P54/SOT6_0/TIOB1_2/INT18_1 6 55 P1A/AN10/SIN4_1/INT05_1/IC00_1 P55/SCK6_0/ADTG_1/INT19_1 7 54 P19/AN09/SCK2_2 P56/INT08_2 8 53 P18/AN08/SOT2_2 P30/AN25/AIN0_0/TIOB0_1/INT03_2 9 52 AVRL P31/AN26/BIN0_0/TIOB1_1/SCK6_1/INT04_2 10 51 AVRH P32/ZIN0_0/TIOB2_1/SOT6_1/INT05_2 11 50 AVCC P33/INT04_0/TIOB3_1/SIN6_1/ADTG_6 12 49 P17/AN07/SIN2_2/INT04_1 P39/DTTI0X_0/INT06_0/ADTG_2 13 48 P16/AN06/SCK0_1/INT15_0 P3A/RTO00_0/TIOA0_1/INT07_0/SUBOUT_2/RTCCO_2 14 47 P15/AN05/SOT0_1/INT14_0/IC03_2 P3B/RTO01_0/TIOA1_1 15 46 P14/AN04/SIN0_1/INT03_1/IC02_2 P3C/RTO02_0/TIOA2_1/INT18_2 16 45 AVSS P3D/RTO03_0/TIOA3_1 17 44 P12/AN02/SOT1_1/IC00_2 P3E/RTO04_0/TIOA4_1/INT19_2 18 43 P11/AN01/SIN1_1/INT02_1/FRCK0_2/WKUP1 P3F/RTO05_0/TIOA5_1 19 42 P10/AN00 VSS 20 41 VCC 37 38 39 40 PE3/X1 VSS PE0/MD1 MD0 35 36 P4E/TIOB5_0/INT06_2/SIN7_1/ZIN1_2 PE2/X0 33 34 P4C/TIOB3_0/SCK7_1/INT12_0/AIN1_2 P4B/TIOB2_0/INT22_1/ZIN0_1/IGTRG_0 P4D/TIOB4_0/SOT7_1/INT13_0/BIN1_2 31 32 P4A/TIOB1_0/SCK3_2/INT21_1/BIN0_1/DA1_0 29 30 INITX P48/SIN3_2/INT14_1 27 28 P47/X1A P49/TIOB0_0/SOT3_2/INT20_1/AIN0_1/DA0_0 25 26 VCC P46/X0A 23 24 C VSS 21 22 P44/TIOA4_0/INT10_0 P45/TIOA5_0/INT11_0 LQFP - 80 Note: − The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. Document Number: 002-05655 Rev. *I Page 9 of 102 CY9B120M Series LQD064/LQG064 VSS P81/INT17_1 P80/INT16_1 VCC P60/AN21/SIN5_0/TIOA2_2/INT15_1/WKUP3/IGTRG_1 P61/AN20/SOT5_0/TIOB2_2/DTTI0X_2 P62/AN19/SCK5_0/ADTG_3 P0F/AN18/NMIX/SUBOUT_0/CROUT_1/RTCCO_0/WKUP0 P0C/AN17/SCK4_0/TIOA6_1/INT19_0 P0B/AN16/SOT4_0/TIOB6_1/INT18_0 P0A/AN15/SIN4_0/INT00_2 P04/TDO/SWO P03/TMS/SWDIO P02/TDI P01/TCK/SWCLK P00/TRSTX 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 (TOP VIEW) VCC 1 48 P21/AN14/SIN0_0/INT06_1/WKUP2 P50/AN22/INT00_0/AIN0_2/SIN3_1 2 47 P22/AN13/SOT0_0/TIOB7_1 P51/AN23/INT01_0/BIN0_2/SOT3_1 3 46 P23/AN12/SCK0_0/TIOA7_1 P52/AN24/INT02_0/ZIN0_2/SCK3_1 4 45 P19/AN09/SCK2_2 P30/AN25/AIN0_0/TIOB0_1/INT03_2 5 44 P18/AN08/SOT2_2 P31/AN26/BIN0_0/TIOB1_1/SCK6_1/INT04_2 6 43 AVRL P32/ZIN0_0/TIOB2_1/SOT6_1/INT05_2 7 42 AVRH P33/INT04_0/TIOB3_1/SIN6_1/ADTG_6 8 41 AVCC P39/DTTI0X_0/INT06_0/ADTG_2 9 40 P17/AN07/SIN2_2/INT04_1 P3A/RTO00_0/TIOA0_1/INT07_0/SUBOUT_2/RTCCO_2 10 39 P15/AN05/SOT0_1/INT14_0/IC03_2 P3B/RTO01_0/TIOA1_1 11 38 P14/AN04/SIN0_1/INT03_1/IC02_2 P3C/RTO02_0/TIOA2_1/INT18_2 12 37 AVSS P3D/RTO03_0/TIOA3_1 13 36 P12/AN02/SOT1_1/IC00_2 P3E/RTO04_0/TIOA4_1/INT19_2 14 35 P11/AN01/SIN1_1/INT02_1/FRCK0_2/WKUP1 P3F/RTO05_0/TIOA5_1 15 34 P10/AN00 VSS 16 33 VCC 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 C VCC P46/X0A P47/X1A INITX P49/TIOB0_0/SOT3_2/INT20_1/AIN0_1/DA0_0 P4A/TIOB1_0/SCK3_2/INT21_1/BIN0_1/DA1_0 P4B/TIOB2_0/INT22_1/ZIN0_1/IGTRG_0 P4C/TIOB3_0/SCK7_1/INT12_0/AIN1_2 P4D/TIOB4_0/SOT7_1/INT13_0/BIN1_2 P4E/TIOB5_0/INT06_2/SIN7_1/ZIN1_2 PE0/MD1 MD0 PE2/X0 PE3/X1 VSS LQFP - 64 Note: − The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. Document Number: 002-05655 Rev. *I Page 10 of 102 CY9B120M Series VNC064 VSS P81/INT17_1 P80/INT16_1 VCC P60/AN21/SIN5_0/TIOA2_2/INT15_1/WKUP3/IGTRG_1 P61/AN20/SOT5_0/TIOB2_2/DTTI0X_2 P62/AN19/SCK5_0/ADTG_3 P0F/AN18/NMIX/SUBOUT_0/CROUT_1/RTCCO_0/WKUP0 P0C/AN17/SCK4_0/TIOA6_1/INT19_0 P0B/AN16/SOT4_0/TIOB6_1/INT18_0 P0A/AN15/SIN4_0/INT00_2 P04/TDO/SWO P03/TMS/SWDIO P02/TDI P01/TCK/SWCLK P00/TRSTX 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 (TOP VIEW) VCC 1 48 P21/AN14/SIN0_0/INT06_1/WKUP2 P50/AN22/INT00_0/AIN0_2/SIN3_1 2 47 P22/AN13/SOT0_0/TIOB7_1 P51/AN23/INT01_0/BIN0_2/SOT3_1 3 46 P23/AN12/SCK0_0/TIOA7_1 P52/AN24/INT02_0/ZIN0_2/SCK3_1 4 45 P19/AN09/SCK2_2 P30/AN25/AIN0_0/TIOB0_1/INT03_2 5 44 P18/AN08/SOT2_2 P31/AN26/BIN0_0/TIOB1_1/SCK6_1/INT04_2 6 43 AVRL P32/ZIN0_0/TIOB2_1/SOT6_1/INT05_2 7 42 AVRH P33/INT04_0/TIOB3_1/SIN6_1/ADTG_6 8 41 AVCC P39/DTTI0X_0/INT06_0/ADTG_2 9 40 P17/AN07/SIN2_2/INT04_1 P3A/RTO00_0/TIOA0_1/INT07_0/SUBOUT_2/RTCCO_2 10 39 P15/AN05/SOT0_1/INT14_0/IC03_2 P3B/RTO01_0/TIOA1_1 11 38 P14/AN04/SIN0_1/INT03_1/IC02_2 P3C/RTO02_0/TIOA2_1/INT18_2 12 37 AVSS P3D/RTO03_0/TIOA3_1 13 36 P12/AN02/SOT1_1/IC00_2 P3E/RTO04_0/TIOA4_1/INT19_2 14 35 P11/AN01/SIN1_1/INT02_1/FRCK0_2/WKUP1 P3F/RTO05_0/TIOA5_1 15 34 P10/AN00 VSS 16 33 VCC 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 C VCC P46/X0A P47/X1A INITX P49/TIOB0_0/SOT3_2/INT20_1/AIN0_1/DA0_0 P4A/TIOB1_0/SCK3_2/INT21_1/BIN0_1/DA1_0 P4B/TIOB2_0/INT22_1/ZIN0_1/IGTRG_0 P4C/TIOB3_0/SCK7_1/INT12_0/AIN1_2 P4D/TIOB4_0/SOT7_1/INT13_0/BIN1_2 P4E/TIOB5_0/INT06_2/SIN7_1/ZIN1_2 PE0/MD1 MD0 PE2/X0 PE3/X1 VSS QFN - 64 Note: − The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. Document Number: 002-05655 Rev. *I Page 11 of 102 CY9B120M Series LQA048 VSS P81/INT17_1 P80/INT16_1 VCC P60/AN21/SIN5_0/TIOA2_2/INT15_1/WKUP3/IGTRG_1 P61/AN20/SOT5_0/TIOB2_2/DTTI0X_2 P0F/AN18/NMIX/SUBOUT_0/CROUT_1/RTCCO_0/WKUP0 P04/TDO/SWO P03/TMS/SWDIO P02/TDI P01/TCK/SWCLK P00/TRSTX 48 47 46 45 44 43 42 41 40 39 38 37 (TOP VIEW) VCC 1 36 P21/AN14/SIN0_0/INT06_1/WKUP2 P50/AN22/INT00_0/AIN0_2/SIN3_1 2 35 P22/AN13/SOT0_0/TIOB7_1 P51/AN23/INT01_0/BIN0_2/SOT3_1 3 34 P23/AN12/SCK0_0/TIOA7_1 P52/AN24/INT02_0/ZIN0_2/SCK3_1 4 33 AVRL P39/DTTI0X_0/INT06_0/ADTG_2 5 32 AVRH P3A/RTO00_0/TIOA0_1/INT07_0/SUBOUT_2/RTCCO_2 6 31 AVCC P3B/RTO01_0/TIOA1_1 7 30 P15/AN05/SOT0_1/INT14_0/IC03_2 P3C/RTO02_0/TIOA2_1/INT18_2 8 29 P14/AN04/SIN0_1/INT03_1/IC02_2 P3D/RTO03_0/TIOA3_1 9 28 AVSS P3E/RTO04_0/TIOA4_1/INT19_2 10 27 P12/AN02/SOT1_1/IC00_2 P3F/RTO05_0/TIOA5_1 11 26 P11/AN01/SIN1_1/INT02_1/FRCK0_2/WKUP1 VSS 12 25 P10/AN00 13 14 15 16 17 18 19 20 21 22 23 24 C VCC P46/X0A P47/X1A INITX P49/TIOB0_0/INT20_1/DA0_0 P4A/TIOB1_0/INT21_1/DA1_0 PE0/MD1 MD0 PE2/X0 PE3/X1 VSS LQFP - 48 Note: − The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. Document Number: 002-05655 Rev. *I Page 12 of 102 CY9B120M Series VNA048 P03/TMS/SWDIO P02/TDI P01/TCK/SWCLK P00/TRSTX 40 39 38 37 P0F/AN18/NMIX/SUBOUT_0/CROUT_1/RTCCO_0/WKUP0 P04/TDO/SWO 42 41 P60/AN21/SIN5_0/TIOA2_2/INT15_1/WKUP3/IGTRG_1 P61/AN20/SOT5_0/TIOB2_2/DTTI0X_2 44 43 P80/INT16_1 VCC 46 45 VSS P81/INT17_1 48 47 (TOP VIEW) VCC 1 36 P21/AN14/SIN0_0/INT06_1/WKUP2 P50/AN22/INT00_0/AIN0_2/SIN3_1 2 35 P22/AN13/SOT0_0/TIOB7_1 P51/AN23/INT01_0/BIN0_2/SOT3_1 3 34 P23/AN12/SCK0_0/TIOA7_1 P52/AN24/INT02_0/ZIN0_2/SCK3_1 4 33 AVRL P39/DTTI0X_0/INT06_0/ADTG_2 5 32 AVRH P3A/RTO00_0/TIOA0_1/INT07_0/SUBOUT_2/RTCCO_2 6 31 AVCC QFN - 48 21 22 23 24 MD0 PE2/X0 PE3/X1 VSS P10/AN00 19 25 20 12 PE0/MD1 P11/AN01/SIN1_1/INT02_1/FRCK0_2/WKUP1 VSS P4A/TIOB1_0/INT21_1/DA1_0 26 17 11 18 P12/AN02/SOT1_1/IC00_2 P3F/RTO05_0/TIOA5_1 INITX 27 P49/TIOB0_0/INT20_1/DA0_0 10 15 AVSS P3E/RTO04_0/TIOA4_1/INT19_2 16 28 P46/X0A 9 P47/X1A P14/AN04/SIN0_1/INT03_1/IC02_2 P3D/RTO03_0/TIOA3_1 13 P15/AN05/SOT0_1/INT14_0/IC03_2 29 14 30 8 C 7 VCC P3B/RTO01_0/TIOA1_1 P3C/RTO02_0/TIOA2_1/INT18_2 Note: − The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. Document Number: 002-05655 Rev. *I Page 13 of 102 CY9B120M Series FDG096 (TOP VIEW) 1 2 3 4 5 6 7 8 9 10 11 A VSS P81 P80 VCC VSS AN18 VSS P07 TMS/ SWDIO TRSTX VSS B VCC VSS AN24 AN20 P63 P0D AN17 TDO/ SWO TCK/ SWCLK VSS TDI C AN22 AN23 VSS AN21 AN19 P0E AN16 AN15 VSS P20 AN14 D P53 P54 P55 Index AN13 AN12 VSS E P56 AN25 AN26 AN11 AN10 AN09 F VSS VSS VSS AN08 AN07 AVRH G P32 P33 P39 AN06 AN05 AVRL H P3A P3B P3C AN04 AVSS AVCC J P3D P3E VSS P3F P48 P4A P4D AN02 VSS AN01 AN00 K VCC VSS X1A INITX P45 P49 P4C P4E MD1 VSS VCC L VSS C X0A VSS P44 VSS P4B MD0 X0 X1 VSS Note: − The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. Document Number: 002-05655 Rev. *I Page 14 of 102 CY9B120M Series 4. List of Pin Functions List of pin numbers The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. Pin No LQFP-80 LQFP-64 QFN-64 BGA-96 LQFP-48 QFN-48 1 B1 1 1 2 C1 2 2 3 C2 3 3 4 B3 4 4 5 D1 - - 6 D2 - - 7 D3 - - 8 E1 - - 9 E2 5 - 10 E3 6 - Document Number: 002-05655 Rev. *I I/O circuit type Pin Name VCC P50 INT00_0 AIN0_2 SIN3_1 AN22 P51 INT01_0 BIN0_2 SOT3_1 (SDA3_1) AN23 P52 INT02_0 ZIN0_2 SCK3_1 (SCL3_1) AN24 P53 SIN6_0 TIOA1_2 INT07_2 P54 SOT6_0 (SDA6_0) TIOB1_2 INT18_1 P55 SCK6_0 (SCL6_0) ADTG_1 INT19_1 P56 INT08_2 P30 AIN0_0 TIOB0_1 INT03_2 AN25 P31 BIN0_0 TIOB1_1 SCK6_1 (SCL6_1) INT04_2 AN26 Pin state type - F N F N F N E L E L E L E L F N F N Page 15 of 102 CY9B120M Series Pin No LQFP-80 LQFP-64 QFN-64 BGA-96 LQFP-48 QFN-48 11 G1 7 - 12 G2 8 - 13 G3 9 5 14 H1 10 6 15 H2 11 7 16 H3 12 8 17 J1 13 9 18 J2 14 10 19 J4 15 11 20 L1 16 12 21 L5 - - 22 K5 - - Document Number: 002-05655 Rev. *I I/O circuit type Pin Name P32 ZIN0_0 TIOB2_1 SOT6_1 (SDA6_1) INT05_2 P33 INT04_0 TIOB3_1 SIN6_1 ADTG_6 P39 DTTI0X_0 INT06_0 ADTG_2 P3A RTO00_0 (PPG00_0) TIOA0_1 INT07_0 SUBOUT_2 RTCCO_2 P3B RTO01_0 (PPG00_0) TIOA1_1 P3C RTO02_0 (PPG02_0) TIOA2_1 INT18_2 P3D RTO03_0 (PPG02_0) TIOA3_1 P3E RTO04_0 (PPG04_0) TIOA4_1 INT19_2 P3F RTO05_0 (PPG04_0) TIOA5_1 VSS P44 TIOA4_0 INT10_0 P45 TIOA5_0 INT11_0 Pin state type E L E L E L G L G K G L G K G L G K G L G L Page 16 of 102 CY9B120M Series Pin No LQFP-80 LQFP-64 QFN-64 BGA-96 LQFP-48 QFN-48 23 24 25 L2 L4 K1 17 18 13 14 26 L3 19 15 27 K3 20 16 28 K4 21 17 29 J5 - - 18 30 K6 22 - 19 31 J6 23 - 32 L7 24 - 33 K7 25 - 34 J7 26 - 35 K8 27 - 36 K9 28 20 37 L8 29 21 Document Number: 002-05655 Rev. *I I/O circuit type Pin Name C VSS VCC P46 X0A P47 X1A INITX P48 INT14_1 SIN3_2 P49 TIOB0_0 INT20_1 DA0_0 SOT3_2 (SDA3_2) AIN0_1 P4A TIOB1_0 INT21_1 DA1_0 SCK3_2 (SCL3_2) BIN0_1 P4B TIOB2_0 INT22_1 IGTRG_0 ZIN0_1 P4C TIOB3_0 SCK7_1 (SCL7_1) INT12_0 AIN1_2 P4D TIOB4_0 SOT7_1 (SDA7_1) INT13_0 BIN1_2 P4E TIOB5_0 INT06_2 SIN7_1 ZIN1_2 MD1 PE0 MD0 Pin state type D F D G B C E L L L L L E L I* L I* L I* L C E K D Page 17 of 102 CY9B120M Series Pin No LQFP-80 LQFP-64 QFN-64 BGA-96 LQFP-48 QFN-48 38 L9 30 22 39 L10 31 23 40 41 L11 K11 32 33 24 - 42 J11 34 25 43 J10 35 26 44 J8 36 27 45 H10 37 28 46 H9 38 29 47 G10 39 30 48 G9 - - 49 F10 40 - 50 51 52 H11 F11 G11 41 42 43 31 32 33 53 F9 44 - 54 E11 45 - Document Number: 002-05655 Rev. *I I/O circuit type Pin Name X0 PE2 X1 PE3 VSS VCC P10 AN00 P11 AN01 SIN1_1 INT02_1 FRCK0_2 WKUP1 P12 AN02 SOT1_1 (SDA1_1) IC00_2 AVSS P14 AN04 INT03_1 IC02_2 SIN0_1 P15 AN05 IC03_2 SOT0_1 (SDA0_1) INT14_0 P16 AN06 SCK0_1 (SCL0_1) INT15_0 P17 AN07 SIN2_2 INT04_1 AVCC AVRH AVRL P18 AN08 SOT2_2 (SDA2_2) P19 AN09 SCK2_2 (SCL2_2) Pin state type A A A B F M F N F M - F N F N F N F N F M F M Page 18 of 102 CY9B120M Series Pin No LQFP-80 LQFP-64 QFN-64 BGA-96 LQFP-48 QFN-48 55 E10 - - 56 E9 - - 57 D10 46 34 58 D9 47 35 - - 59 C11 48 36 60 C10 - - 61 A10 49 37 62 B9 50 38 63 B11 51 39 64 A9 52 40 65 B8 53 41 66 A8 - - 67 C8 54 - Document Number: 002-05655 Rev. *I I/O circuit type Pin Name P1A AN10 SIN4_1 INT05_1 IC00_1 P1B AN11 SOT4_1 (SDA4_1) IC01_1 INT20_2 P23 SCK0_0 (SCL0_0) TIOA7_1 AN12 P22 SOT0_0 (SDA0_0) TIOB7_1 AN13 ZIN1_1 P21 SIN0_0 INT06_1 WKUP2 BIN1_1 AN14 P20 INT05_0 CROUT_0 AIN1_1 P00 TRSTX P01 TCK SWCLK P02 TDI P03 TMS SWDIO P04 TDO SWO P07 ADTG_0 INT23_1 P0A SIN4_0 INT00_2 AN15 Pin state type F N F N F M F M F N E N E J E J E J E J E J E L J* N Page 19 of 102 CY9B120M Series Pin No LQFP-80 LQFP-64 QFN-64 BGA-96 LQFP-48 QFN-48 68 C7 55 - 69 B7 56 - 70 B6 - - 71 C6 - - 72 A6 57 42 73 B5 - - 74 C5 58 - 75 B4 59 43 76 C4 60 44 Document Number: 002-05655 Rev. *I I/O circuit type Pin Name P0B SOT4_0 (SDA4_0) TIOB6_1 AN16 INT18_0 P0C SCK4_0 (SCL4_0) TIOA6_1 INT19_0 AN17 P0D RTS4_0 TIOA3_2 INT20_0 P0E CTS4_0 TIOB3_2 INT21_0 P0F NMIX SUBOUT_0 CROUT_1 RTCCO_0 WKUP0 AN18 P63 INT03_0 P62 SCK5_0 (SCL5_0) ADTG_3 AN19 P61 SOT5_0 (SDA5_0) TIOB2_2 DTTI0X_2 AN20 P60 SIN5_0 TIOA2_2 INT15_1 WKUP3 IGTRG_1 AN21 Pin state type J* N J* N E L E L F I E L F M F M J* N Page 20 of 102 CY9B120M Series Pin No LQFP-80 LQFP-64 QFN-64 BGA-96 LQFP-48 QFN-48 77 A4 61 45 78 A3 62 46 79 A2 63 47 80 A1 A5, A7, A11, B2, B10, C3, C9, D11, F1, F2, F3, J3, J9, K2, K10, L6 64 - - I/O circuit type Pin Name - 48 VCC P80 INT16_1 P81 INT17_1 VSS - VSS - Pin state type H H H H - *: 5 V tolerant I/O Document Number: 002-05655 Rev. *I Page 21 of 102 CY9B120M Series List of functions The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. Pin No Pin function Pin name Function description LQFP-64 LQFP-48 LQFP-80 BGA-96 QFN-64 QFN-48 ADC Base Timer 0 Base Timer 1 Base Timer 2 Base Timer 3 Base Timer 4 ADTG_0 ADTG_1 ADTG_2 ADTG_3 ADTG_6 AN00 AN01 AN02 AN04 AN05 AN06 AN07 AN08 AN09 AN10 AN11 AN12 AN13 AN14 AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 AN25 AN26 TIOA0_1 TIOB0_0 TIOB0_1 TIOA1_1 TIOA1_2 TIOB1_0 TIOB1_1 TIOB1_2 TIOA2_1 TIOA2_2 TIOB2_0 TIOB2_1 TIOB2_2 TIOA3_1 TIOA3_2 TIOB3_0 TIOB3_1 TIOB3_2 TIOA4_0 TIOA4_1 TIOB4_0 Document Number: 002-05655 Rev. *I A/D converter external trigger input pin A/D converter analog input pin. ANxx describes ADC ch.xx. Base timer ch.0 TIOA pin Base timer ch.0 TIOB pin Base timer ch.1 TIOA pin Base timer ch.1 TIOB pin Base timer ch.2 TIOA pin Base timer ch.2 TIOB pin Base timer ch.3 TIOA pin Base timer ch.3 TIOB pin Base timer ch.4 TIOA pin Base timer ch.4 TIOB pin 66 7 13 74 12 42 43 44 46 47 48 49 53 54 55 56 57 58 59 67 68 69 72 74 75 76 2 3 4 9 10 14 30 9 15 5 31 10 6 16 76 32 11 75 17 70 33 12 71 21 18 34 A8 D3 G3 C5 G2 J11 J10 J8 H9 G10 G9 F10 F9 E11 E10 E9 D10 D9 C11 C8 C7 B7 A6 C5 B4 C4 C1 C2 B3 E2 E3 H1 K6 E2 H2 D1 J6 E3 D2 H3 C4 L7 G1 B4 J1 B6 K7 G2 C6 L5 J2 J7 9 58 8 34 35 36 38 39 40 44 45 46 47 48 54 55 56 57 58 59 60 2 3 4 5 6 10 22 5 11 23 6 12 60 24 7 59 13 25 8 14 26 5 25 26 27 29 30 34 35 36 42 43 44 2 3 4 6 18 7 19 8 44 43 9 10 - Page 22 of 102 CY9B120M Series Pin function Base Timer 5 Base Timer 6 Base Timer 7 Debugger Pin name TIOA5_0 TIOA5_1 TIOB5_0 TIOA6_1 TIOB6_1 TIOA7_1 TIOB7_1 SWCLK SWDIO SWO TCK TDI TDO TMS TRSTX Document Number: 002-05655 Rev. *I Function description Base timer ch.5 TIOA pin Base timer ch.5 TIOB pin Base timer ch.6 TIOA pin Base timer ch.6 TIOB pin Base timer ch.7 TIOA pin Base timer ch.7 TIOB pin Serial wire debug interface clock input pin Serial wire debug interface data input / output pin Serial wire viewer output pin JTAG test clock input pin JTAG test data input pin JTAG debug data output pin JTAG test mode state input/output pin JTAG test reset input pin LQFP-80 22 19 35 69 68 57 58 62 64 65 62 63 65 64 61 Pin No LQFP-64 BGA-96 QFN-64 K5 J4 K8 B7 C7 D10 D9 B9 A9 B8 B9 B11 B8 A9 A10 15 27 56 55 46 47 50 52 53 50 51 53 52 49 LQFP-48 QFN-48 11 34 35 38 40 41 38 39 41 40 37 Page 23 of 102 CY9B120M Series Pin function External Interrupt Pin name INT00_0 INT00_2 INT01_0 INT02_0 INT02_1 INT03_0 INT03_1 INT03_2 INT04_0 INT04_1 INT04_2 INT05_0 INT05_1 INT05_2 INT06_0 INT06_1 INT06_2 INT07_0 INT07_2 INT08_2 INT10_0 INT11_0 INT12_0 INT13_0 INT14_0 INT14_1 INT15_0 INT15_1 INT16_1 INT17_1 INT18_0 INT18_1 INT18_2 INT19_0 INT19_1 INT19_2 INT20_0 INT20_1 INT20_2 INT21_0 INT21_1 INT22_1 INT23_1 NMIX Document Number: 002-05655 Rev. *I Function description External interrupt request 00 input pin External interrupt request 01 input pin External interrupt request 02 input pin External interrupt request 03 input pin External interrupt request 04 input pin External interrupt request 05 input pin External interrupt request 06 input pin External interrupt request 07 input pin External interrupt request 08 input pin External interrupt request 10 input pin External interrupt request 11 input pin External interrupt request 12 input pin External interrupt request 13 input pin External interrupt request 14 input pin External interrupt request 15 input pin External interrupt request 16 input pin External interrupt request 17 input pin External interrupt request 18 input pin External interrupt request 19 input pin External interrupt request 20 input pin External interrupt request 21 input pin External interrupt request 22 input pin External interrupt request 23 input pin Non-Maskable Interrupt input pin LQFP-80 2 67 3 4 43 73 46 9 12 49 10 60 55 11 13 59 35 14 5 8 21 22 33 34 47 29 48 76 78 79 68 6 16 59 7 18 70 30 56 71 31 32 66 72 Pin No LQFP-64 BGA-96 QFN-64 C1 C8 C2 B3 J10 B5 H9 E2 G2 F10 E3 P20 E10 G1 G3 C11 K8 H1 D1 E1 L5 K5 K7 J7 G10 J5 G9 C4 A3 A2 C7 D2 H3 C11 D3 J2 B6 K6 E9 C6 J6 L7 A8 A6 2 54 3 4 35 38 5 8 40 6 7 9 48 27 10 25 26 39 60 62 63 55 12 56 14 22 23 24 57 LQFP-48 QFN-48 2 3 4 26 29 5 36 6 30 44 46 47 8 10 18 19 42 Page 24 of 102 CY9B120M Series Pin function GPIO Pin name P00 P01 P02 P03 P04 P07 P0A P0B P0C P0D P0E P0F P10 P11 P12 P14 P15 P16 P17 P18 P19 P1A P1B P20 P21 P22 P23 P30 P31 P32 P33 P39 P3A P3B P3C P3D P3E P3F Document Number: 002-05655 Rev. *I Function description General-purpose I/O port 0 General-purpose I/O port 1 General-purpose I/O port 2 General-purpose I/O port 3 LQFP-80 61 62 63 64 65 66 67 68 69 70 71 72 42 43 44 46 47 48 49 53 54 55 56 60 59 58 57 9 10 11 12 13 14 15 16 17 18 19 Pin No LQFP-64 BGA-96 QFN-64 A10 B9 B11 A9 B8 A8 C8 C7 B7 B6 C6 A6 J11 J10 J8 H9 G10 G9 F10 F9 E11 E10 E9 C10 C11 D9 D10 E2 E3 G1 G2 G3 H1 H2 H3 J1 J2 J4 49 50 51 52 53 54 55 56 57 34 35 36 38 39 40 44 45 48 47 46 5 6 7 8 9 10 11 12 13 14 15 LQFP-48 QFN-48 37 38 39 40 41 42 25 26 27 29 30 36 35 34 5 6 7 8 9 10 11 Page 25 of 102 CY9B120M Series Pin function GPIO Multifunction Serial 0 Multifunction Serial 1 Multifunction Serial 2 Pin name P44 P45 P46 P47 P48 P49 P4A P4B P4C P4D P4E P50 P51 P52 P53 P54 P55 P56 P60 P61 P62 P63 P80 P81 PE0 PE2 PE3 SIN0_0 SIN0_1 SOT0_0 (SDA0_0) SOT0_1 (SDA0_1) SCK0_0 (SCL0_0) SCK0_1 (SCL0_1) SIN1_1 SOT1_1 (SDA1_1) SIN2_2 SOT2_2 (SDA2_2) SCK2_2 (SCL2_2) Document Number: 002-05655 Rev. *I Function description General-purpose I/O port 4 General-purpose I/O port 5 General-purpose I/O port 6 General-purpose I/O port 8 General-purpose I/O port E Multi-function serial interface ch.0 input pin Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA0 when it is used in an I2C (operation mode 4). Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a CSIO (operation mode 2) and as SCL0 when it is used in an I2C (operation mode 4). Multi-function serial interface ch.1 input pin Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/LIN (operation modes 0,1,3) . Multi-function serial interface ch.2 input pin Multi-function serial interface ch.2 output pin. This pin operates as SOT2 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA2 when it is used in an I2C (operation mode 4). Multi-function serial interface ch.2 clock I/O pin. This pin operates as SCK2 when it is used in a CSIO (operation mode 2) and as SCL2 when it is used in an I2C (operation mode 4). LQFP-80 Pin No LQFP-64 BGA-96 QFN-64 LQFP-48 QFN-48 21 22 26 27 29 30 31 32 33 34 35 2 3 4 5 6 7 8 76 75 74 73 78 79 36 38 39 59 46 L5 K5 L3 K3 J5 K6 J6 L7 K7 J7 K8 C1 C2 B3 D1 D2 D3 E1 C4 B4 C5 B5 A3 A2 K9 L9 L10 C11 H9 19 20 22 23 24 25 26 27 2 3 4 60 59 58 62 63 28 30 31 48 38 15 16 18 19 2 3 4 44 43 46 47 20 22 23 36 29 58 D9 47 35 47 G10 39 30 57 D10 46 34 48 G9 - - 43 J10 35 26 44 J8 36 27 49 F10 40 - 53 F9 44 - 54 E11 45 - Page 26 of 102 CY9B120M Series Pin No Pin function Multifunction Serial 3 Pin name SIN3_1 SIN3_2 SOT3_1 (SDA3_1) SOT3_2 (SDA3_2) SCK3_1 (SCL3_1) SCK3_2 (SCL3_2) Multifunction Serial 4 Function description BGA-96 LQFP-64 QFN-64 LQFP-48 QFN-48 2 C1 2 2 29 J5 - - Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I2C (operation mode 4). 3 C2 3 3 30 K6 - - Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a CSIO (operation mode 2) and as SCL3 when it is used in an I2C (operation mode 4). 4 B3 4 4 31 J6 - - 67 C8 54 - 55 E10 - - 68 C7 55 - 56 E9 - - Multi-function serial interface ch.3 input pin SIN4_0 Multi-function serial interface ch.4 input pin SIN4_1 SOT4_0 (SDA4_0) SOT4_1 (SDA4_1) Multifunction Serial 5 LQFP-80 Multi-function serial interface ch.4 output pin. This pin operates as SOT4 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA4 when it is used in an I2C (operation mode 4). SCK4_0 (SCL4_0) Multi-function serial interface ch.4 clock I/O pin. This pin operates as SCK4 when it is used in a CSIO (operation mode 2) and as SCL4 when it is used in an I2C (operation mode 4). 69 B7 56 - RTS4_0 Multi-function serial interface ch.4 RTS output pin 70 B6 - - CTS4_0 Multi-function serial interface ch.4 CTS input pin 71 C6 - - SIN5_0 Multi-function serial interface ch.5 input pin 76 C4 60 44 75 B4 59 43 74 C5 58 - SOT5_0 (SDA5_0) SCK5_0 (SCL5_0) Document Number: 002-05655 Rev. *I Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA5 when it is used in an I2C (operation mode 4). Multi-function serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is used in a CSIO (operation mode 2) and as SCL5 when it is used in an I2C (operation mode 4). Page 27 of 102 CY9B120M Series Pin No Pin function Multifunction Serial 6 Pin name SIN6_0 SIN6_1 SOT6_0 (SDA6_0) SOT6_1 (SDA6_1) SCK6_0 (SCL6_0) SCK6_1 (SCL6_1) Multifunction Serial 7 SIN7_1 SOT7_1 (SDA7_1) SCK7_1 (SCL7_1) Document Number: 002-05655 Rev. *I Function description LQFP-80 BGA-96 LQFP-64 QFN-64 LQFP-48 QFN-48 5 D1 - - 12 G2 8 - Multi-function serial interface ch.6 output pin. This pin operates as SOT6 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA6 when it is used in an I2C (operation mode 4). 6 D2 - - 11 G1 7 - Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6 when it is used in a CSIO (operation mode 2) and as SCL6 when it is used in an I2C (operation mode 4). 7 D3 - - 10 E3 6 - Multi-function serial interface ch.7 input pin 35 K8 27 - 34 J7 26 - 33 K7 25 - Multi-function serial interface ch.6 input pin Multi-function serial interface ch.7 output pin. This pin operates as SOT7 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA7 when it is used in an I2C (operation mode 4). Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when it is used in a CSIO (operation mode 2) and as SCL7 when it is used in an I2C (operation mode 4). Page 28 of 102 CY9B120M Series Pin No Pin function Pin name Function description LQFP-80 Multifunction Timer 0 13 75 43 55 G3 B4 J10 E10 9 59 35 - 5 43 26 - IC00_2 IC01_1 IC02_2 16-bit input capture input pin of Multi-function timer 0. ICxx describes channel number. 44 56 46 J8 E9 H9 36 38 27 29 47 G10 39 30 14 H1 10 6 15 H2 11 7 16 H3 12 8 17 J1 13 9 18 J2 14 10 19 J4 15 11 32 76 9 30 2 10 31 3 11 32 4 60 33 59 34 58 35 72 14 72 14 L7 C4 E2 K6 C1 E3 J6 C2 G1 L7 B3 C10 K7 C11 J7 D9 K8 A6 H1 A6 H1 24 60 5 22 2 6 23 3 7 24 4 25 26 27 57 10 57 10 44 2 3 4 42 6 42 6 RTO01_0 (PPG00_0) RTO02_0 (PPG02_0) RTO03_0 (PPG02_0) RTO04_0 (PPG04_0) RTO05_0 (PPG04_0) Real-time clock LQFP-48 QFN-48 Input signal of waveform generator to control outputs RTO00 to RTO05 of Multi-function timer 0. 16-bit free-run timer ch.0 external clock input pin RTO00_0 (PPG00_0) Quadrature Position/ Revolution Counter 1 LQFP-64 QFN-64 DTTI0X_0 DTTI0X_2 FRCK0_2 IC00_1 IC03_2 Quadrature Position/ Revolution Counter 0 BGA-96 IGTRG_0 IGTRG_1 AIN0_0 AIN0_1 AIN0_2 BIN0_0 BIN0_1 BIN0_2 ZIN0_0 ZIN0_1 ZIN0_2 AIN1_1 AIN1_2 BIN1_1 BIN1_2 ZIN1_1 ZIN1_2 RTCCO_0 RTCCO_2 SUBOUT_0 SUBOUT_2 Document Number: 002-05655 Rev. *I Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode. Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode. Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode. Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode. Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode. Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode. PPG IGBT mode external trigger input pin QPRC ch.0 AIN input pin QPRC ch.0 BIN input pin QPRC ch.0 ZIN input pin QPRC ch.1 AIN input pin QPRC ch.1 BIN input pin QPRC ch.1 ZIN input pin 0.5 seconds pulse output pin of Real-time clock Sub clock output pin Page 29 of 102 CY9B120M Series Pin function Low-Power Consumption Mode DAC Reset Pin name WKUP0 WKUP1 WKUP2 WKUP3 DA0 DA1 INITX Mode MD0 MD1 Power GND Clock Analog Power Analog GND C pin VCC VCC VCC VCC VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS X0 X0A X1 X1A CROUT_0 CROUT_1 AVCC AVRH AVSS AVRL C Function description Deep standby mode return signal input pin 0 Deep standby mode return signal input pin 1 Deep standby mode return signal input pin 2 Deep standby mode return signal input pin 3 D/A converter ch.0 analog output pin D/A converter ch.1 analog output pin External Reset Input pin. A reset is valid when INITX="L". Mode 0 pin. During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input. Mode 1 pin. During serial programming to Flash memory, MD1="L" must be input. Power supply Pin Power supply Pin Power supply Pin Power supply Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin GND Pin Main clock (oscillation) input pin Sub clock (oscillation) input pin Main clock (oscillation) I/O pin Sub clock (oscillation) I/O pin Built-in high-speed CR-osc clock output port A/D converter and D/A converter analog power supply pin A/D converter analog reference voltage input pin A/D converter and D/A converter GND pin A/D converter analog reference voltage input pin Power supply stabilization capacity pin LQFP-80 Pin No LQFP-64 BGA-96 QFN-64 LQFP-48 QFN-48 72 43 59 76 30 31 A6 J10 C11 C4 K6 J6 57 35 48 60 22 23 42 26 36 44 18 19 28 K4 21 17 37 L8 29 21 36 K9 28 20 1 25 41 77 20 24 40 80 38 26 39 27 60 72 B1 K1 K11 A4 F1 F2 F3 B2 L1 K2 J3 L6 L4 L11 K10 J9 B10 C9 D11 A11 A7 C3 A5 A1 L9 L3 L10 K3 C10 A6 1 18 33 61 16 32 64 30 19 31 20 57 1 14 45 12 24 48 22 15 23 16 42 50 H11 41 31 51 45 52 23 F11 H10 G11 L2 42 37 43 17 32 28 33 13 Note: − While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP controller. Document Number: 002-05655 Rev. *I Page 30 of 102 CY9B120M Series 5. I/O Circuit Type Type A Circuit Remarks It is possible to select the main oscillation / GPIO function Pull-up When the main oscillation is selected. resistor • Oscillation feedback resistor : Approximately 1 MΩ • With Standby mode control P-ch P-ch Digital output X1A When the GPIO is selected. N-ch Digital output R Pull-up resistor control • • • • • CMOS level output. CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor : Approximately 50 kΩ • IOH= -4 mA, IOL= 4 mA Digital input Standby mode control Clock input Feedback resistor Standby mode control Digital input Standby mode control Pull-up resistor R P-ch P-ch Digital output N-ch Digital output X0A Pull-up resistor control Document Number: 002-05655 Rev. *I Page 31 of 102 CY9B120M Series Type B Circuit Remarks • CMOS level hysteresis input • Pull-up resistor : Approximately 50 kΩ Pull-up resistor Digital input C Digital input N-ch Document Number: 002-05655 Rev. *I • Open drain output • CMOS level hysteresis input Digital output Page 32 of 102 CY9B120M Series Type D Circuit Remarks It is possible to select the sub oscillation / GPIO function Pull-up When the sub oscillation is selected. resistor P-ch P-ch Digital output X1A • Oscillation feedback resistor : Approximately 5 MΩ • With Standby mode control When the GPIO is selected. N-ch Digital output R Pull-up resistor control • • • • • CMOS level output. CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor : Approximately 50 kΩ • IOH= -4 mA, IOL= 4 mA Digital input Standby mode control Clock input Feedback resistor Standby mode control Digital input Standby mode control Pull-up resistor R P-ch P-ch Digital output N-ch Digital output X0A Pull-up resistor control Document Number: 002-05655 Rev. *I Page 33 of 102 CY9B120M Series Type E Circuit Remarks • • • • • P-ch P-ch N-ch Digital output Digital output CMOS level output CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor : Approximately 50 kΩ • IOH= -4 mA, IOL= 4 mA • When this pin is used as an I2C pin, the digital output P-ch transistor is always off • +B input is available R Pull-up resistor control Digital input Standby mode control F P-ch P-ch N-ch R Digital output Digital output • • • • • • • CMOS level output CMOS level hysteresis input With input control Analog input With pull-up resistor control With standby mode control Pull-up resistor : Approximately 50 kΩ • IOH= -4 mA, IOL= 4 mA • When this pin is used as an I2C pin, the digital output P-ch transistor is always off • +B input is available Pull-up resistor control Digital input Standby mode control Analog input Input control Document Number: 002-05655 Rev. *I Page 34 of 102 CY9B120M Series Type G Circuit Remarks • • • • • CMOS level output CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor : Approximately 50 kΩ • IOH= -12 mA, IOL= 12 mA • +B input is available P-ch P-ch N-ch Digital output Digital output R Pull-up resistor control Digital input Standby mode control • • • • H P-ch N-ch CMOS level output CMOS level hysteresis input With standby mode control IOH = -18 mA, IOL = 16.5 mA Digital output Digital output R Digital input Standby mode control Document Number: 002-05655 Rev. *I Page 35 of 102 CY9B120M Series Type I Circuit P-ch P-ch N-ch Remarks Digital output Digital output R • • • • • • CMOS level output CMOS level hysteresis input 5 V tolerant With pull-up resistor control With standby mode control Pull-up resistor : Approximately 50 kΩ • IOH= -4 mA, IOL= 4 mA • Available to control PZR registers. • When this pin is used as an I2C pin, the digital output P-ch transistor is always off Pull-up resistor control Digital input Standby mode control J P-ch P-ch N-ch R Digital output Digital output • • • • • • • • CMOS level output CMOS level hysteresis input With input control Analog input 5 V tolerant With pull-up resistor control With standby mode control Pull-up resistor : Approximately 50 kΩ • IOH= -4 mA, IOL= 4 mA • Available to control PZR registers. • When this pin is used as an I2C pin, the digital output P-ch transistor is always off Pull-up resistor control Digital input Standby mode control Analog input Input control • CMOS level hysteresis input K Mode input Document Number: 002-05655 Rev. *I Page 36 of 102 CY9B120M Series Type L Circuit P-ch R P-ch Digital output N-ch Digital output Remarks • • • • • • • CMOS level output CMOS level hysteresis input With input control Analog output With pull-up resistor control With standby mode control Pull-up resistor : Approximately 50 kΩ • IOH = -4 mA, IOL = 4 mA Pull-up resistor control Digital input Standby mode Control Analog output Document Number: 002-05655 Rev. *I Page 37 of 102 CY9B120M Series 6. Handling Precautions Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices. 6.1 Precautions for Product Design This section describes precautions when designing electronic equipment using semiconductor devices. Absolute Maximum Ratings Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings. Recommended Operating Conditions Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges. Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand. Processing and Protection of Pins These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions. 1. Preventing Over-Voltage and Over-Current Conditions Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage. 2. Protection of Output Pins Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection. 3. Handling of Unused Input Pins Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin. Latch-up Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up. CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following: 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc. 2. Be sure that abnormal current flows do not occur during the power-on sequence. Observance of Safety Regulations and Standards Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products. Fail-Safe Design Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. Document Number: 002-05655 Rev. *I Page 38 of 102 CY9B120M Series Precautions Related to Usage of Devices Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval. 6.2 Precautions for Package Mounting Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress’ recommended conditions. For detailed information about mount conditions, contact your sales representative. Lead Insertion Type Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket. Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions. If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting. Surface Mount Type Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges. You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions. Lead-Free Packaging CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use. Storage of Semiconductor Devices Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following: 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight. 2. Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C. When you open Dry Package that recommends humidity 40% to 70% relative humidity. 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage. 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust. Baking Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking. Condition: 125°C/24 h Document Number: 002-05655 Rev. *I Page 39 of 102 CY9B120M Series Static Electricity Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions: 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity. 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment. 3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended. 4. Ground all fixtures and instruments, or protect with anti-static measures. 5. Avoid the use of Styrofoam or other highly static-prone materials for storage of completed board assemblies. 6.3 Precautions for Use Environment Reliability of semiconductor devices depends on ambient temperature and other conditions as described above. For reliable performance, do the following: 1. Humidity Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing. 2. Discharge of Static Electricity When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges. 3. Corrosive Gases, Dust, or Oil Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices. 4. Radiation, Including Cosmic Radiation Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate. 5. Smoke, Flame CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases. Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives. Document Number: 002-05655 Rev. *I Page 40 of 102 CY9B120M Series 7. Handling Devices Power supply pins In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating. Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 µF be connected as a bypass capacitor between each Power supply pin and GND pin, between AVCC pin and AVSS pin, between AVRH pin and AVRL pin near this device. Stabilizing power supply voltage A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/μs when there is a momentary fluctuation on switching the power supply. Crystal oscillator circuit Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible. It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation. Evaluate oscillation of your using crystal oscillator by your mount board. Sub crystal oscillator This series sub oscillator circuit is low gain to keep the low current consumption. The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation. ◼ Surface mount type Size : More than 3.2 mm × 1.5 mm Load capacitance : Approximately 6 pF to 7 pF ◼ Lead type Load capacitance : Approximately 6 pF to 7 pF Using an external clock When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port. Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port. • Example of Using an External Clock Device X0(X0A) Set as External clock input Can be used as general-purpose I/O ports. Document Number: 002-05655 Rev. *I X1(PE3), X1A (P47) Page 41 of 102 CY9B120M Series Handling when using Multi-function serial pin as I2C pin If it is using the multi-function serial pin as I2C pins, P-ch transistor of digital output is always disabled. However, I2C pins need to keep the electrical characteristic like other pins and not to connect to the external I2C bus system with power OFF. C Pin This series contains the regulator. Be sure to connect a smoothing capacitor (C S) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about 4.7 μF would be recommended for this series. C Device CS VSS GND Mode pins (MD0) Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise. Notes on power-on Turn power on/off in the following order or at the same time. If not using the A/D converter and D/A converter, connect AVCC = VCC and AVSS = VSS. Turning on: VCC →AVCC → AVRH Turning off: AVRH → AVCC → VCC Serial Communication There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise. Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data. Differences in features among the products with different memory sizes and between Flash memory products and MASK products The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different. If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics. Pull-Up function of 5 V tolerant I/O Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5 V tolerant I/O. Document Number: 002-05655 Rev. *I Page 42 of 102 CY9B120M Series 8. Block Diagram MB9BF121K/L/M, F122K/L/M, F124K/L/M TRSTX,TCK, TDI,TMS TDO SRAM0 8/16 Kbytes SWJ-DP ROM Table Multi-layer AHB (Max 72MHz) Cortex-M3　Core I @72MHz(Max) D NVIC Sys AHB-APB Bridge: APB0(Max 40MHz) Dual-Timer WatchDog Timer (Software) INITX Clock Reset Generator WatchDog Timer (Hardware) SRAM1 8/16 Kbytes Flash I/F Security On-Chip Flash 64+32 Kbytes/ 128+32 Kbytes/ 256+32 Kbytes DMAC 8ch. CSV CLK Main Osc Sub Osc PLL CR 4MHz Source Clock AHB-AHB Bridge X0 X1 X0A X1A CR 100kHz CROUT ADTGx DAx TIOAx TIOBx AINx BINx ZINx Unit 0 Unit 1 10-bit D/A Converter 2units LVD Ctrl LVD IRQ-Monitor Regulator Base Timer 16-bit 8ch./ 32-bit 4ch. QPRC 2ch. A/D Activation Compare 2ch. IC0x FRCKx 16-bit Input Capture 4ch. 16-bit Free-run Timer 3ch. 16-bit Output Compare 6ch. DTTI0X RTO0x IGTRG_x Power-On Reset Waveform Generator 3ch. 16-bit PPG 3ch. Multi-function Timer AHB-APB Bridge : APB2 (Max 40MHz) ANxx 12-bit A/D Converter AHB-APB Bridge : APB1 (Max 40MHz) AVCC, AVSS, AVRH, AVRL C CRC Accelerator RTCCO_x, SUBOUT_x Real-Time Colck Watch Counter External Interrupt Controller 16-pin + NMI INTx NMIX MD0, MD1 MODE-Ctrl Deep Standby Ctrl WKUPx P0x, P1x, GPIO PIN-Function-Ctrl ・ ・ ・ PFx SCKx Multi-Function Serial I/F 8ch. (with FIFO ch.0/1/3/4) HW flow control(ch.4) SINx SOTx CTS4 RTS4 Document Number: 002-05655 Rev. *I Page 43 of 102 CY9B120M Series 9. Memory Size See "Memory Size" in "Product Lineup" to confirm the memory size. 10. Memory Map Memory Map (1) Peripherals Area 0x41FF_FFFF Reserved 0xFFFF_FFFF Reserved 0xE010_0000 0xE000_0000 Cortex-M3 Private Peripherals 0x4006_1000 0x4006_0000 Reserved DMAC Reserved 0x4003_C000 0x4003_B000 0x7000_0000 0x6000_0000 0x4003_A000 External DeviceArea Reserved 0x4400_0000 0x4200_0000 0x4000_0000 0x2400_0000 0x2200_0000 0x2008_0000 0x2000_0000 0x1FF8_0000 0x0020_8000 0x0020_0000 0x0010_4000 See " Memory Map (2)" for the memory size details. 0x0010_0000 0x4003_9000 0x4003_8000 0x4003_6000 0x4003_5000 32Mbytes Bit band alias Peripherals Reserved 32Mbytes Bit band alias Reserved SRAM1 SRAM0 Reserved Flash(Work area) Reserved Security/CR Trim 0x4003_4000 0x4003_3000 0x4003_2000 0x4003_1000 0x4003_0000 0x4002_F000 0x4002_E000 0x4002_9000 0x4002_8000 0x4002_7000 0x4002_6000 0x4002_5000 0x4002_4000 0x4002_0000 0x4001_5000 0x4001_2000 0x4001_1000 0x4001_0000 0x4000_1000 0x4000_0000 Document Number: 002-05655 Rev. *I LVD/DS mode Reserved GPIO Reserved Int-Req.Read EXTI Reserved CR Trim Reserved D/AC A/DC QPRC Base Timer PPG Reserved 0x4001_3000 0x0000_0000 Reserved 0x4002_1000 0x4001_6000 Flash(Main area) RTC Watch Counter CRC MFS MFT unit0 Reserved Dual Timer Reserved SW WDT HW WDT Clock/Reset Reserved Flash I/F Page 44 of 102 CY9B120M Series Memory Map (2) MB9BF124K/L/M MB9BF122K/L/M 0x2008_0000 MB9BF121K/L/M 0x2008_0000 Reserved 0x2008_0000 Reserved Reserved 0x2000_4000 0x2000_2000 SRAM1 16Kbytes 0x2000_0000 0x2000_0000 SRAM0 16Kbytes 0x1FFF_E000 0x2000_2000 SRAM1 8Kbytes SRAM0 8Kbytes 0x2000_0000 0x1FFF_E000 SRAM1 8Kbytes SRAM0 8Kbytes 0x1FFF_C000 Reserved Reserved 0x0020_0000 Reserved 0x0010_0000 0x0020_8000 0x0020_0000 Reserved 0x0010_4000 0x0010_2000 SA7(8KB) SA6(8KB) SA5(8KB) SA4(8KB) Reserved 0x0010_4000 CR trimming Security 0x0010_2000 0x0010_0000 SA7(8KB) SA6(8KB) SA5(8KB) SA4(8KB) Flash(Work area) 32Kbytes 0x0020_8000 Flash(Work area) 32Kbytes 0x0020_0000 SA7(8KB) SA6(8KB) SA5(8KB) SA4(8KB) Flash(Work area) 32Kbytes 0x0020_8000 Reserved 0x0010_4000 CR trimming Security 0x0010_2000 0x0010_0000 CR trimming Security Reserved 0x0004_0000 Reserved SA11(64KB) 0x0002_0000 SA8(48KB) 0x0000_0000 SA3(8KB) SA2(8KB) SA8(48KB) 0x0000_0000 SA3(8KB) SA2(8KB) 0x0001_0000 SA8(48KB) 0x0000_0000 SA3(8KB) SA2(8KB) Flash(Main area) 64Kbytes SA9(64KB) Flash(Main area) 128Kbytes SA9(64KB) Flash(Main area) 256Kbytes SA10(64KB) Reserved Refer to the programming manual for the detail of Flash main area. ◼ CY9AB40N/A40N/340N/140N/150R,CY9B520M/320M/120M Series Flash Programming Manual Document Number: 002-05655 Rev. *I Page 45 of 102 CY9B120M Series Peripheral Address Map Start address End address Bus Peripherals 0x4000_0000 0x4000_0FFF 0x4000_1000 0x4000_FFFF 0x4001_0000 0x4001_0FFF Clock/Reset Control 0x4001_1000 0x4001_1FFF Hardware Watchdog timer 0x4001_2000 0x4001_2FFF 0x4001_3000 0x4001_4FFF 0x4001_5000 0x4001_5FFF Dual-Timer 0x4001_6000 0x4001_FFFF Reserved 0x4002_0000 0x4002_0FFF Multi-function timer unit0 0x4002_1000 0x4002_3FFF Reserved 0x4002_4000 0x4002_4FFF PPG 0x4002_5000 0x4002_5FFF Base Timer 0x4002_6000 0x4002_6FFF 0x4002_7000 0x4002_7FFF 0x4002_8000 0x4002_8FFF D/A Converter 0x4002_9000 0x4002_DFFF Reserved 0x4002_E000 0x4002_EFFF Built-in CR trimming 0x4002_F000 0x4002_FFFF Reserved 0x4003_0000 0x4003_0FFF External Interrupt 0x4003_1000 0x4003_1FFF Interrupt Source Check Register 0x4003_2000 0x4003_2FFF Reserved 0x4003_3000 0x4003_3FFF GPIO 0x4003_4000 0x4003_4FFF Reserved 0x4003_5000 0x4003_57FF 0x4003_5800 0x4003_5FFF 0x4003_6000 0x4003_7FFF Reserved 0x4003_8000 0x4003_8FFF Multi-function serial Interface 0x4003_9000 0x4003_9FFF CRC 0x4003_A000 0x4003_AFFF Watch Counter 0x4003_B000 0x4003_BFFF Real-time clock 0x4003_C000 0x4003_FFFF Reserved 0x4004_0000 0x4005_FFFF 0x4006_0000 0x4006_0FFF 0x4006_1000 0x41FF_FFFF Document Number: 002-05655 Rev. *I AHB APB0 APB1 Flash Memory I/F register Reserved Software Watchdog timer Reserved Quadrature Position/Revolution Counter (QPRC) A/D Converter Low-Voltage Detector APB2 Deep standby mode Controller Reserved AHB DMAC register Reserved Page 46 of 102 CY9B120M Series 11. Pin Status in Each CPU State The terms used for pin status have the following meanings. ◼ INITX=0 This is the period when the INITX pin is the "L" level. ◼ INITX=1 This is the period when the INITX pin is the "H" level. ◼ SPL=0 This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to "0". ◼ SPL=1 This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to "1". ◼ Input enabled Indicates that the input function can be used. ◼ Internal input fixed at "0" This is the status that the input function cannot be used. Internal input is fixed at "L". ◼ Hi-Z Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state. ◼ Setting disabled Indicates that the setting is disabled. ◼ Maintain previous state Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained. ◼ Analog input is enabled Indicates that the analog input is enabled. ◼ Trace output Indicates that the trace function can be used. ◼ GPIO selected In Deep standby mode, pins switch to the general-purpose I/O port. Document Number: 002-05655 Rev. *I Page 47 of 102 CY9B120M Series Pin status type List of Pin Status A Function group Power-on reset or low-voltage detection state Power supply unstable INITX input state Device internal reset state Power supply stable Run mode or SLEEP mode state Timer mode, RTC mode, or STOP mode state Deep standby RTC mode or Deep standby STOP mode state Return from Deep standby mode state Power supply stable Power supply stable Power supply stable Power supply stable INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - - - - INITX = 1 SPL = 0 SPL = 1 GPIO selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Hi-Z / Internal input fixed at "0" Main crystal oscillator input pin/ External main clock input selected Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Maintain previous state SPL = 0 GPIO selected Internal input fixed at "0" SPL = 1 - Hi-Z / Internal input fixed at "0" GPIO selected Input enabled Input enabled Input enabled Hi-Z / Internal input fixed at "0" GPIO selected Internal input fixed at "0" Hi-Z / Internal input fixed at "0" GPIO selected GPIO selected Setting disabled Setting disabled Setting disabled Maintain previous state External main clock input selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Hi-Z / Internal input fixed at "0" Maintain previous state Hi-Z / Internal input fixed at "0" Maintain previous state Maintain previous state/ When oscillation stops*1, Hi-Z / Internal input fixed at "0" Maintain previous state/ When oscillation stops*1, Hi-Z / Internal input fixed at "0" Maintain previous state/ When oscillation stops*1, Hi-Z / Internal input fixed at "0" Maintain previous state/ When oscillation stops*1, Hi-Z / Internal input fixed at "0" Maintain previous state/ When oscillation stops*1, Hi-Z / Internal input fixed at "0" B Main crystal oscillator output pin C INITX input pin D Mode input pin Hi-Z / Internal input fixed at "0"/ or Input enable Hi-Z / Internal input fixed at "0" Hi-Z / Internal input fixed at "0" Maintain previous state/ When oscillation stops*1, Hi-Z / Internal input fixed at "0" Pull-up / Input enabled Pull-up / Input enabled Pull-up / Input enabled Pull-up / Input enabled Pull-up / Input enabled Pull-up / Input enabled Pull-up / Input enabled Pull-up / Input enabled Pull-up / Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Document Number: 002-05655 Rev. *I Page 48 of 102 Pin status type CY9B120M Series E F Function group Power-on reset or low-voltage detection state Power supply unstable INITX input state Device internal reset state Power supply stable - INITX = 0 INITX = 1 - Input enabled Input enabled Run mode or SLEEP mode state Power supply stable INITX = 1 - Deep standby RTC mode or Deep standby STOP mode state Power supply stable Power supply stable INITX = 1 Input enabled Maintain previous state SPL = 0 Input enabled Maintain previous state SPL = 1 Input enabled Hi-Z / Input enabled INITX = 1 SPL = 0 Input enabled SPL = 1 Input enabled Hi-Z / Input enabled Return from Deep standby mode state Power supply stable INITX = 1 Input enabled Mode input pin Input enabled GPIO selected Setting disabled Setting disabled Setting disabled GPIO selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Hi-Z / Internal input fixed at "0" GPIO selected Internal input fixed at "0" Hi-Z / Internal input fixed at "0" GPIO selected Sub crystal oscillator input pin / External sub clock input selected Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Maintain previous state Hi-Z / Internal input fixed at "0" GPIO selected Internal input fixed at "0" Hi-Z / Internal input fixed at "0" GPIO selected GPIO selected Setting disabled Setting disabled Setting disabled Maintain previous state External sub clock input selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Maintain previous state Maintain previous state/ When oscillation stops*2, Hi-Z / Internal input fixed at "0" G H Timer mode, RTC mode, or STOP mode state Sub crystal oscillator output pin Hi-Z / Internal input fixed at "0"/ or Input enable Hi-Z / Internal input fixed at "0" Hi-Z / Internal input fixed at "0" External interrupt enabled selected Setting disabled Setting disabled Setting disabled GPIO selected Hi-Z Document Number: 002-05655 Rev. *I Hi-Z / Input enabled Hi-Z / Input enabled Maintain previous state Maintain previous state Hi-Z / Internal input fixed at "0" Maintain previous state/ When oscillation stops*2, Hi-Z / Internal input fixed at "0" Maintain previous state Hi-Z / Internal input fixed at "0" GPIO selected Maintain previous state Maintain previous state/ When oscillation stops*2, Hi-Z / Internal input fixed at "0" GPIO selected Internal input fixed at "0" Hi-Z / Internal input fixed at "0" Maintain previous state/ When oscillation stops*2, Hi-Z / Internal input fixed at "0" Hi-Z / Internal input fixed at "0" GPIO selected Maintain previous state Maintain previous state/ When oscillation stops*2, Hi-Z / Internal input fixed at "0" GPIO selected Page 49 of 102 Pin status type CY9B120M Series I Function group Power-on reset or low-voltage detection state Power supply unstable ‐ ‐ Analog input selected Hi-Z NMIX selected Setting disabled Resource other than above selected Hi-Z GPIO selected INITX input state Device internal reset state Power supply stable INITX = 0 ‐ Hi-Z / Internal input fixed at "0" / Analog input enabled INITX = 1 ‐ Hi-Z / Internal input fixed at "0" / Analog input enabled Setting disabled Setting disabled Hi-Z / Input enabled Hi-Z / Input enabled JTAG selected Hi-Z Pull-up / Input enabled Pull-up / Input enabled GPIO selected Setting disabled Setting disabled Setting disabled Hi-Z Hi-Z / Input enabled Hi-Z / Input enabled Run mode or SLEEP mode state Power supply stable INITX = 1 ‐ Hi-Z / Internal input fixed at "0" / Analog input enabled Timer mode, RTC mode, or STOP mode state Power supply stable INITX = 1 SPL = 0 SPL = 1 Hi-Z / Hi-Z / Internal Internal input fixed input fixed at "0" / at "0" / Analog Analog input input enabled enabled Maintain previous state Maintain previous state Maintain previous state Maintain previous state Maintain previous state J Resource selected K GPIO selected Analog output selected L External interrupt enabled selected Resource other than above selected GPIO selected Setting disabled Setting disabled Maintain previous state Hi-Z Document Number: 002-05655 Rev. *I Maintain previous state Hi-Z / Internal input fixed at "0" *3 *4 Setting disabled Hi-Z / Input enabled Maintain previous state Hi-Z / Internal input fixed at "0" Maintain previous state Hi-Z / Input enabled Hi-Z / Internal input fixed at "0" Maintain previous state Maintain previous state Hi-Z / Internal input fixed at "0" Deep standby RTC mode or Deep standby STOP mode state Return from Deep standby mode state Power supply stable INITX = 1 INITX = 1 SPL = 0 SPL = 1 Hi-Z / Hi-Z / Internal Hi-Z / Internal input fixed Internal input input fixed at "0" / fixed at "0" / at "0" / Analog Analog input Analog input disabled input disabled disabled Power supply stable GPIO selected Hi-Z / WKUP input WKUP input enabled enabled Maintain previous state GPIO selected Internal input fixed at "0" GPIO selected Internal input fixed at "0" GPIO selected Internal input fixed at "0" Maintain previous state Maintain previous state Maintain previous state Hi-Z / Internal input GPIO fixed selected at "0" Hi-Z / Internal input GPIO fixed selected at "0" Hi-Z / GPIO Internal input selected fixed at "0" Page 50 of 102 Pin status type CY9B120M Series Function group Power-on reset or low-voltage detection state INITX input state Power supply unstable ‐ ‐ Device internal reset state Power supply stable INITX = 0 INITX = 1 ‐ Hi-Z / Internal input fixed at "0" / Analog input enabled ‐ Hi-Z / Internal input fixed at "0" / Analog input enabled Run mode or SLEEP mode state Power supply stable INITX = 1 ‐ Timer mode, RTC mode, or STOP mode state Deep standby RTC mode or Deep standby STOP mode state Power supply stable Power supply stable INITX = 1 INITX = 1 Return from Deep standby mode state Power supply stable INITX = 1 Hi-Z / Internal input fixed at "0" / Analog input enabled SPL = 0 Hi-Z / Internal input fixed at "0" / Analog input enabled SPL = 1 Hi-Z / Internal input fixed at "0" / Analog input enabled SPL = 0 Hi-Z / Internal input fixed at "0" / Analog input enabled SPL = 1 Hi-Z / Hi-Z / Internal Internal input input fixed fixed at "0" / at "0" / Analog input Analog enabled input enabled Analog input selected Hi-Z Resource other than above selected GPIO selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Hi-Z / Internal input fixed at "0" GPIO selected Internal input fixed at "0" Hi-Z / GPIO Internal input selected fixed at "0" Hi-Z Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled GPIO selected Internal input fixed at "0" Hi-Z / GPIO Internal input selected fixed at "0" M Analog input selected External Maintain previous state N interrupt enabled selected Resource other than above selected GPIO selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Hi-Z / Internal input fixed at "0" Hi-Z / Internal input fixed at "0" / Analog input enabled *1: Oscillation is stopped at Sub Timer mode, Low-speed CR Timer mode, RTC mode, Stop mode, Deep Standby RTC mode, and Deep Standby Stop mode. *2: Oscillation is stopped at Stop mode and Deep Standby Stop mode. *3: Maintain previous state at Timer mode. GPIO selected Internal input fixed at "0" at RTC mode, Stop mode. *4: Maintain previous state at Timer mode. Hi-Z/Internal input fixed at "0" at RTC mode, Stop mode. Document Number: 002-05655 Rev. *I Page 51 of 102 CY9B120M Series 12. Electrical Characteristics 12.1 Absolute Maximum Ratings Parameter Symbol Power supply voltage *1, *2 VCC 1, 3 Analog power supply voltage * * AVCC Analog reference voltage *1, *3 AVRH Input voltage *1 VI Rating Min VSS - 0.5 VSS - 0.5 VSS - 0.5 VSS - 0.5 VSS - 0.5 Analog pin input voltage *1 VIA VSS - 0.5 Output voltage *1 VO VSS - 0.5 Clamp maximum current Clamp total maximum current ICLAMP ∑ [ICLAMP] "L" level maximum output current *4 IOL - "L" level average output current *5 IOLAV - "L" level total maximum output current "L" level total maximum output current *8 ∑IOL ∑IOLAV - "H" level maximum output current *6 IOH - "H" level average output current *7 IOHAV "H" level total maximum output current "H" level total average output current *8 Power consumption Storage temperature ∑IOH ∑IOHAV PD TSTG -2 - 55 Max VSS + 6.5 VSS + 6.5 VSS + 6.5 VCC + 0.5 (≤ 6.5 V) VSS + 6.5 AVCC + 0.5 (≤ 6.5 V) VCC + 0.5 (≤ 6.5 V) +2 +20 10 20 39 4 12 16.5 100 50 - 10 - 20 - 39 -4 - 12 - 18 - 100 - 50 300 + 150 Unit Remarks V V V V V 5V tolerant V V mA mA mA mA mA mA mA mA mA mA mA *7 *7 4mA type 12mA type P80/P81 pin 4mA type 12mA type P80/P81 pin mA mA mA mA mA mA mA mW °C 12mA type 4mA type P80/P81 pin 4mA type 12mA type P80/P81 pin *1: These parameters are based on the condition that VSS = AVSS = 0 V. *2: VCC must not drop below VSS - 0.5 V. *3: Ensure that the voltage does not exceed VCC + 0.5 V, for example, when the power is turned on. *4: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins. *5: The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period. *6: The total average output current is defined as the average current value flowing through all of corresponding pins for a 100 ms period. Document Number: 002-05655 Rev. *I Page 52 of 102 CY9B120M Series *7: • • • • • See "List of Pin Functions" and "I/O Circuit Type" about +B input available pin. Use within recommended operating conditions. Use at DC voltage (current) the +B input. The +B signal should always be applied a limiting resistance placed between the +B signal and the device. The value of the limiting resistance should be set so that when the +B signal is applied the input current to the device pin does not exceed rated values, either instantaneously or for prolonged periods. • Note that when the device drive current is low, such as in the low-power consumption modes, the +B input potential may pass through the protective diode and increase the potential at the VCC and AVCC pin, and this may affect other devices. • Note that if a +B signal is input when the device power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result. • The following is a recommended circuit example (I/O equivalent circuit). Protection Diode VCC VCC Limiting resistor P-ch +B input (0V to 16V) N-ch Digital output Digital input R AVCC Analog input WARNING: − Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings. Document Number: 002-05655 Rev. *I Page 53 of 102 CY9B120M Series 12.2 Recommended Operating Conditions (VSS = AVSS = AVRL = 0.0V) Parameter Symbol Conditions Power supply voltage VCC - Analog power supply voltage AVCC - AVRH - Analog reference voltage AVRL Value Min 2.7*2 2.7 Max 5.5 5.5 Unit V V 2.7 AVCC V AVSS AVSS V Smoothing capacitor CS - 1 10 μF Operating temperature TA - - 40 + 105 °C Remarks AVCC=VCC For Regulator*1 *1: See "C Pin" in "Handling Devices" for the connection of the smoothing capacitor. *2: In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR (including Main PLL is used) or built-in Low-speed CR is possible to operate only. WARNING: − The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand. Document Number: 002-05655 Rev. *I Page 54 of 102 CY9B120M Series 12.3 DC Characteristics 12.3.1 Current Rating Parameter (VCC = AVCC = 2.7V to 5.5V, VSS = AVSS = AVRL = 0V, TA = - 40°C to + 105°C) Value Conditions Unit Remarks Typ Max Pin name Symbol PLL Run mode Run mode current ICC VCC Sleep mode current ICCS High-speed CR Run mode Sub Run mode Low-speed CR Run mode PLL Sleep mode High-speed CR Sleep mode Sub Sleep mode Low-speed CR Sleep mode CPU: 72 MHz, Peripheral: 36 MHz CPU:72 MHz, Peripheral clock stops NOP operation 32.5 41 mA *1, *5 18 23 mA *1, *5 CPU/ Peripheral: 4 MHz*2 2.5 3.4 mA *1 CPU/ Peripheral: 32 kHz 110 980 µA *1, *6 CPU/ Peripheral: 100 kHz 130 1030 µA *1 Peripheral: 36 MHz 22 28 mA *1, *5 Peripheral: 4 MHz*2 1.6 2.6 mA *1 Peripheral: 32 kHz 96 955 µA *1, *6 Peripheral: 100 kHz 115 975 µA *1 *1: When all ports are fixed. *2: When setting it to 4 MHz by trimming. *3: TA=+25°C, VCC=5.5 V *4: TA=+105°C, VCC=5.5 V *5: When using the crystal oscillator of 4 MHz (Including the current consumption of the oscillation circuit) *6: When using the crystal oscillator of 32 kHz (Including the current consumption of the oscillation circuit) Document Number: 002-05655 Rev. *I Page 55 of 102 CY9B120M Series Parameter Symbol Pin name Main Timer mode ICCT Timer mode current Sub Timer mode ICCT RTC mode current ICCR Stop mode current ICCH (VCC = AVCC = 2.7V to 5.5V, VSS = AVSS = AVRL = 0V, TA = - 40°C to + 105°C) Value Conditions Unit Remarks Typ*2 Max*2 RTC mode Stop mode VCC ICCRD Deep Standby RTC mode Deep Standby mode current ICCHD Deep Standby Stop mode TA = + 25°C, When LVD is off TA = + 105°C, When LVD is off TA = + 25°C, When LVD is off TA = + 105°C, When LVD is off TA = + 25°C, When LVD is off TA = + 105°C, When LVD is off TA = + 25°C, When LVD is off TA = + 105°C, When LVD is off TA = + 25°C, When LVD is off, When RAM is off TA = + 25°C, When LVD is off, When RAM is on TA = + 105°C, When LVD is off, When RAM is off TA = + 105°C, When LVD is off, When RAM is on TA = + 25°C, When LVD is off, When RAM is off TA = + 25°C, When LVD is off, When RAM is on TA = + 105°C, When LVD is off, When RAM is off TA = + 105°C, When LVD is off, When RAM is on 4.1 4.8 mA *1, *4 - 5.4 mA *1, *4 17 66 μA *1, *5 - 835 μA *1, *5 15 61 μA *1, *5 - 680 μA *1, *5 14 53 μA *1 - 600 μA *1 2.2 11 μA *1, *3, *5 6.2 23 μA *1, *3, *5 155 μA *1, *3, *5 215 μA *1, *3, *5 1.6 9.6 μA *1, *3 5.6 22 μA *1, *3 150 μA *1, *3 210 μA *1, *3 - - *1: When all ports are fixed. *2: VCC=5.5 V *3: RAM on/off setting is on-chip SRAM only. *4: When using the crystal oscillator of 4 MHz (Including the current consumption of the oscillation circuit) *5: When using the crystal oscillator of 32 kHz (Including the current consumption of the oscillation circuit) Document Number: 002-05655 Rev. *I Page 56 of 102 CY9B120M Series Low-Voltage Detection Current (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Parameter Low-voltage detection circuit (LVD) power supply current Symbol ICCLVD Pin name Value Conditions Unit Remarks Typ Max At operation for reset Vcc = 5.5 V 0.13 0.3 μA At not detect At operation for interrupt Vcc = 5.5 V 0.13 0.3 μA At not detect VCC Flash Memory Current (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Parameter Flash memory write/erase current Symbol ICCFLASH Pin name VCC Value Conditions At Write/Erase Typ Max 9.5 11.2 Unit mA Remarks * *: The current at which to write or erase Flash memory, "ICCFLASH" is added to "ICC". A/D Converter Current Parameter Symbol Power supply current ICCAD Reference power supply current ICCAVRH Pin name (VCC = AVCC = 2.7V to 5.5V, VSS = AVSS = AVRL = 0V, TA = - 40°C to + 105°C) Value Conditions Unit Remarks Typ Max At 1unit operation 0.69 0.90 mA At stop 0.25 25.84 μA At 1unit operation AVRH=5.5 V 1.1 1.97 mA At stop 0.2 3.4 μA AVCC AVRH D/A Converter Current Parameter Power supply current*1 Symbol Pin name (VCC = AVCC = 2.7V to 5.5V, VSS = AVSS = 0V, TA = - 40°C to + 105°C) Value Conditions Unit Remarks Min Typ Max At 1unit operation AVCC=3.3 V 250 315 380 μA At 1unit operation AVCC=5.0 V 380 475 580 μA - - 16 μA IDDA*2 AVCC IDSA At stop *1: No-load *2: Generates the max current by the CODE about 0x200 Document Number: 002-05655 Rev. *I Page 57 of 102 CY9B120M Series 12.3.2 Pin Characteristics (VCC = AVCC = 2.7V to 5.5V, VSS = AVSS = AVRL = 0V, TA = - 40°C to + 105°C) Parameter Symbol H level input voltage (hysteresis input) VIHS L level input voltage (hysteresis input) VILS CMOS hysteresis input pin, MD0, MD1 5V tolerant input pin CMOS hysteresis input pin, MD0, MD1 5 V tolerant input pin 4 mA type H level output voltage VOH 12 mA type P80, P81 4 mA type L level output voltage VOL 12 mA type P80, P81 Input leak current IIL - Pull-up resistance value RPU Pull-up pin Input capacitance CIN Min Value Typ Max - VCC × 0.8 - VCC + 0.3 V - VCC × 0.8 - VSS + 5.5 V - VSS - 0.3 - VCC × 0.2 V - VSS - 0.3 - VCC × 0.2 V VCC - 0.5 - VCC V VCC - 0.5 - VCC V VCC - 0.4 - VCC V VSS - 0.4 V VSS - 0.4 V VSS - 0.4 V -5 - +5 μA VCC ≥ 4.5 V 33 50 90 VCC < 4.5 V - - 180 - - 5 15 Pin name Other than VCC, VSS, AVCC, AVSS, AVRH, AVRL Document Number: 002-05655 Rev. *I Conditions VCC ≥ 4.5 V, IOH = - 4 mA VCC < 4.5 V, IOH = - 2 mA VCC ≥ 4.5 V, IOH = - 12 mA VCC < 4.5 V, IOH = - 8 mA VCC ≥ 4.5 V, IOH = - 18.0 mA VCC < 4.5 V, IOH = - 12.0 mA VCC ≥ 4.5 V, IOL = 4 mA VCC < 4.5 V, IOL = 2 mA VCC ≥ 4.5 V, IOL = 12 mA VCC < 4.5 V, IOL = 8 mA VCC ≥ 4.5 V, IOL = 16.5 mA VCC < 4.5 V, IOL = 10.5 mA - Unit Remarks kΩ pF Page 58 of 102 CY9B120M Series 12.4 AC Characteristics 12.4.1 Main Clock Input Characteristics (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Parameter Symbol Pin name Conditions VCC ≥ 4.5 V Input frequency Input clock cycle Input clock pulse width Input clock rising time and falling time Internal operating clock frequency*1 Internal operating clock cycle time*1 fCH tCYLH X0, X1 tCF, tCR Value Min Max 4 48 Unit MHz Remarks When crystal oscillator is connected When using external clock VCC < 4.5 V 4 20 VCC ≥ 4.5 V VCC < 4.5 V VCC ≥ 4.5 V VCC < 4.5 V PWH/tCYLH, PWL/tCYLH 4 4 20.83 50 48 20 250 250 45 55 % - - 5 ns When using external clock Master clock MHz ns fCM - - - 72 MHz fCC - - - 72 MHz fCP0 - - fCP1 - - - 40 40 MHz MHz fCP2 - - - 40 MHz tCYCC - - 13.8 - ns tCYCP0 tCYCP1 tCYCP2 - - - - - - 25 25 25 - ns ns ns When using external clock When using external clock Base clock (HCLK/FCLK) APB0 bus clock*2 APB1 bus clock*2 APB2 bus clock*2 Base clock (HCLK/FCLK) APB0 bus clock*2 APB1 bus clock*2 APB2 bus clock*2 *1: For more information about each internal operating clock, see "Chapter 2-1: Clock" in "FM3 Family Peripheral Manual". *2: For about each APB bus which each peripheral is connected to, see "Block Diagram" in this data sheet. X0 Document Number: 002-05655 Rev. *I Page 59 of 102 CY9B120M Series 12.4.2 Sub Clock Input Characteristics (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Parameter Pin name Symbol Input frequency 1/ tCYLL Input clock cycle tCYLL Input clock pulse width - Conditions X0A, X1A Value Unit Remarks Min Typ Max - - 32.768 - kHz - 32 - 100 kHz When crystal oscillator is connected When using external clock - 10 - 31.25 μs When using external clock PWH/tCYLL, PWL/tCYLL 45 - 55 % When using external clock *: See "Sub crystal oscillator" in "Handling Devices" for the crystal oscillator used. X0A 12.4.3 Built-in CR Oscillation Characteristics Built-in High-speed CR (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Parameter Symbol Conditions TA = + 25°C TA = 0°C to + 85°C TA = -40°C to + 105°C Clock frequency fCRH TA = + 25°C VCC ≤ 3.6 V TA = - 20°C to + 85°C VCC ≤ 3.6 V TA = - 20°C to + 105°C VCC ≤ 3.6 V TA = - 40°C to + 105°C Frequency stabilization time tCRWT - Value Min Typ Max 3.92 4 4.08 3.9 4 4.1 3.88 4 4.12 3.94 4 4.06 3.92 4 4.08 3.9 4 4.1 2.8 4 5.2 - - 30 Unit Remarks When trimming*1 MHz When not trimming μs *2 *1: In the case of using the values in CR trimming area of Flash memory at shipment for frequency/temperature trimming. *2: This is the time to stabilize the frequency of high-speed CR clock after setting trimming value. This period is able to use high-speed CR clock as source clock. Document Number: 002-05655 Rev. *I Page 60 of 102 CY9B120M Series Built-in Low-speed CR (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Parameter Symbol Clock frequency fCRL Value Conditions - Min Typ Max 50 100 150 Unit Remarks kHz 12.4.4 Operating Conditions of Main PLL (In the case of using main clock for input of PLL) (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Parameter Value Symbol PLL oscillation stabilization wait time*1 (LOCK UP time) tLOCK PLL input clock frequency PLL multiplication rate PLL macro oscillation clock frequency Main PLL clock frequency*2 fPLLI fPLLO fCLKPLL Unit Min Typ Max 100 - - μs 4 5 75 - - 16 37 150 72 MHz multiplier MHz MHz Remarks *1: Time from when the PLL starts operating until the oscillation stabilizes. *2: For more information about Main PLL clock (CLKPLL), see "Chapter: Clock" in "FM3 Family Peripheral Manual". 12.4.5 Operating Conditions of Main PLL (In the case of using built-in high-speed CR for input clock of Main PLL) (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Parameter Value Symbol Min Typ Max Unit PLL oscillation stabilization wait time*1 (LOCK UP time) tLOCK 100 - - μs PLL input clock frequency PLL multiplication rate PLL macro oscillation clock frequency Main PLL clock frequency*2 fPLLI fPLLO fCLKPLL 3.8 19 72 - 4 - 4.2 35 150 72 MHz multiplier MHz MHz Remarks *1: Time from when the PLL starts operating until the oscillation stabilizes. *2: For more information about Main PLL clock (CLKPLL), see "Chapter 2-1: Clock" in "FM3 Family Peripheral Manual". Note: − Make sure to input to the Main PLL source clock, the high-speed CR clock (CLKHC) that the frequency/temperature has been trimmed. When setting PLL multiple rate, please take the accuracy of the built-in high-speed CR clock into account and prevent the master clock from exceeding the maximum frequency. Main PLL connection K divider PLL input clock PLL macro oscillation clock Main PLL M divider Main PLL clock (CLKPLL) N divider Document Number: 002-05655 Rev. *I Page 61 of 102 CY9B120M Series 12.4.6 Reset Input Characteristics (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Parameter Reset input time Symbol Pin name tINITX INITX Value Conditions - Min Max 500 - Unit Remarks ns 12.4.7 Power-on Reset Timing (VSS = 0V, TA = - 40°C to + 105°C) Parameter Symbol Power supply shut down time tOFF Power ramp rate dV/dt Pin name Value Conditions VCC Unit Remarks Min Typ Max - 1 - - ms *1 VCC: 0.2 V to 2.70 V 0.3 - 1000 mV/µs *2 tPRT 1.34 18.6 ms *1: VCC must be held below 0.2 V for minimum period of tOFF. Improper initialization may occur if this condition is not met. Time until releasing Power-on reset *2: This dV/dt characteristic is applied at the power-on of cold start (tOFF>1 ms). Note: − If tOFF cannot be satisfied designs must assert external reset(INITX) at power-up and at any brownout event per 12.4.6. 2.7V VCC VDH 0.2V dV/dt 0.2V tPRT Internal RST RST Active CPU Operation 0.2V tOFF release start Glossary • VDH: detection voltage (when SVHR=00000) of Low-Voltage detection reset. See "12.8. Low-Voltage Detection Characteristics". Document Number: 002-05655 Rev. *I Page 62 of 102 CY9B120M Series 12.4.8 Base Timer Input Timing Timer input timing Parameter Input pulse width Symbol (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Value Conditions Unit Remarks Min Max Pin name TIOAn/TIOBn (when using as ECK, TIN) tTIWH, tTIWL 2tCYCP - tTIWH - ns tTIWL ECK VIHS TIN VIHS VILS VILS Trigger input timing Parameter Input pulse width Symbol tTRGH, tTRGL (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Value Conditions Unit Remarks Min Max Pin name TIOAn/TIOBn (when using as TGIN) tTRGH TGIN VIHS 2tCYCP - - ns tTRGL VIHS VILS VILS Note: − tCYCP indicates the APB bus clock cycle time. About the APB bus number which the Base Timer is connected to, see "Block Diagram" in this data sheet. Document Number: 002-05655 Rev. *I Page 63 of 102 CY9B120M Series 12.4.9 CSIO/UART Timing CSIO (SPI = 0, SCINV = 0) (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Parameter Pin name Symbol Baud rate - - Serial clock cycle time tSCYC SCK ↓ → SOT delay time tSLOVI SIN → SCK ↑ setup time tIVSHI SCK ↑ → SIN hold time tSHIXI Serial clock L pulse width Serial clock H pulse width tSLSH tSHSL SCK ↓ → SOT delay time tSLOVE SIN → SCK ↑ setup time tIVSHE SCK ↑ → SIN hold time tSHIXE SCK falling time SCK rising time tF tR SCKx SCKx, SOTx SCKx, SINx SCKx, SINx SCKx SCKx SCKx, SOTx SCKx, SINx SCKx, SINx SCKx SCKx VCC < 4.5 V Min Max Conditions VCC ≥ 4.5 V Min Max Unit 4tCYCP 8 - 4tCYCP 8 - Mbps ns - 30 + 30 - 20 + 20 ns 50 - 30 - ns 0 - 0 - ns 2tCYCP - 10 tCYCP + 10 - 2tCYCP - 10 tCYCP + 10 - ns ns - 50 - 30 ns 10 - 10 - ns 20 - 20 - ns - 5 5 - 5 5 ns ns - Master mode Slave mode Notes: − The above characteristics apply to CLK synchronous mode. − tCYCP indicates the APB bus clock cycle time. About the APB bus number which Multi-function serial is connected to, see "Block Diagram" in this data sheet. − These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed. − When the external load capacitance CL = 30 pF. Document Number: 002-05655 Rev. *I Page 64 of 102 CY9B120M Series tSCYC VOH SCK VOL VOL tSLOVI VOH SOT VOL tIVSHI SIN tSHIXI VIH VIH VIL VIL Master mode tSLSH SCK tSHSL VIH VIH tF VIL VIL VIH tR tSLOVE SOT VOH VOL tIVSHE SIN VIH VIL tSHIXE VIH VIL Slave mode Document Number: 002-05655 Rev. *I Page 65 of 102 CY9B120M Series CSIO (SPI = 0, SCINV = 1) (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Parameter Symbol Pin name Baud rate Serial clock cycle time tSCYC SCKx SCK ↑ → SOT delay time tSHOVI SCKx, SOTx SIN → SCK ↓ setup time tIVSLI SCK ↓ → SIN hold time tSLIXI Serial clock L pulse width Serial clock H pulse width tSLSH tSHSL SCK ↑ → SOT delay time tSHOVE SIN → SCK ↓ setup time tIVSLE SCK ↓ → SIN hold time tSLIXE SCK falling time SCK rising time tF tR SCKx, SINx SCKx, SINx SCKx SCKx SCKx, SOTx SCKx, SINx SCKx, SINx SCKx SCKx VCC < 4.5 V Min Max 8 4tCYCP - Conditions - Master mode VCC ≥ 4.5 V Min Max 8 4tCYCP - Unit Mbps ns - 30 + 30 - 20 + 20 ns 50 - 30 - ns 0 - 0 - ns 2tCYCP - 10 tCYCP + 10 - 2tCYCP - 10 tCYCP + 10 - ns ns - 50 - 30 ns 10 - 10 - ns 20 - 20 - ns - 5 5 - 5 5 ns ns Slave mode Notes: − The above characteristics apply to CLK synchronous mode. − tCYCP indicates the APB bus clock cycle time. About the APB bus number which Multi-function serial is connected to, see "Block Diagram" in this data sheet. − These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed. − When the external load capacitance CL = 30 pF. Document Number: 002-05655 Rev. *I Page 66 of 102 CY9B120M Series tSCYC VOH SCK VOH VOL tSHOVI VOH SOT VOL tIVSLI SIN tSLIXI VIH VIH VIL VIL Master mode tSHSL SCK tSLSH VIH VIH VIL tR tF VIL VIL tSHOVE SOT VOH VOL tIVSLE SIN VIH VIL tSLIXE VIH VIL Slave mode Document Number: 002-05655 Rev. *I Page 67 of 102 CY9B120M Series CSIO (SPI = 1, SCINV = 0) (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Parameter Symbol Pin name Baud rate Serial clock cycle time tSCYC SCKx SCK ↑ → SOT delay time tSHOVI SCKx, SOTx SIN → SCK ↓ setup time tIVSLI SCK ↓→ SIN hold time tSLIXI SOT → SCK ↓ delay time tSOVLI Serial clock L pulse width Serial clock H pulse width tSLSH tSHSL SCK ↑ → SOT delay time tSHOVE SIN → SCK ↓ setup time tIVSLE SCK ↓→ SIN hold time tSLIXE SCK falling time SCK rising time tF tR SCKx, SINx SCKx, SINx SCKx, SOTx SCKx SCKx SCKx, SOTx SCKx, SINx SCKx, SINx SCKx SCKx VCC < 4.5 V Min Max 8 4tCYCP - Conditions - VCC ≥ 4.5 V Min Max 8 4tCYCP - Unit Mbps ns - 30 + 30 - 20 + 20 ns 50 - 30 - ns 0 - 0 - ns 2tCYCP - 30 - 2tCYCP - 30 - ns 2tCYCP - 10 tCYCP + 10 - 2tCYCP - 10 tCYCP + 10 - ns ns - 50 - 30 ns 10 - 10 - ns 20 - 20 - ns - 5 5 - 5 5 ns ns Master mode Slave mode Notes: − The above characteristics apply to CLK synchronous mode. − tCYCP indicates the APB bus clock cycle time. About the APB bus number which Multi-function serial is connected to, see "Block Diagram" in this data sheet. − These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed. − When the external load capacitance CL = 30 pF. Document Number: 002-05655 Rev. *I Page 68 of 102 CY9B120M Series tSCYC VOH SCK VOL SOT VOH VOL VOH VOL tIVSLI tSLIXI VIH VIL SIN VOL tSHOVI tSOVLI VIH VIL Master mode tSLSH VIH SCK tR VOH VOL tIVSLE SIN VIL tF * SOT VIL tSHSL VIH VIH tSHOVE VOH VOL tSLIXE VIH VIL VIH VIL Slave mode *: Changes when writing to TDR register Document Number: 002-05655 Rev. *I Page 69 of 102 CY9B120M Series CSIO (SPI = 1, SCINV = 1) (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Parameter Symbol Pin name Baud rate Serial clock cycle time tSCYC SCKx SCK ↓ → SOT delay time tSLOVI SCKx, SOTx SIN → SCK ↑ setup time tIVSHI SCK ↑ → SIN hold time tSHIXI SOT → SCK ↑ delay time tSOVHI Serial clock L pulse width Serial clock H pulse width tSLSH tSHSL SCK ↓ → SOT delay time tSLOVE SIN → SCK ↑ setup time tIVSHE SCK ↑ → SIN hold time tSHIXE SCK falling time SCK rising time tF tR SCKx, SINx SCKx, SINx SCKx, SOTx SCKx SCKx SCKx, SOTx SCKx, SINx SCKx, SINx SCKx SCKx VCC < 4.5 V Min Max Conditions VCC ≥ 4.5 V Min Max Unit 4tCYCP 8 - 4tCYCP 8 - Mbps ns - 30 + 30 - 20 + 20 ns 50 - 30 - ns 0 - 0 - ns 2tCYCP - 30 - 2tCYCP - 30 - ns 2tCYCP - 10 tCYCP + 10 - 2tCYCP - 10 tCYCP + 10 - ns ns - 50 - 30 ns 10 - 10 - ns 20 - 20 - ns - 5 5 - 5 5 ns ns - Master mode Slave mode Notes: − The above characteristics apply to CLK synchronous mode. − tCYCP indicates the APB bus clock cycle time. About the APB bus number which Multi-function serial is connected to, see "Block Diagram" in this data sheet. − These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed. − When the external load capacitance CL = 30 pF. Document Number: 002-05655 Rev. *I Page 70 of 102 CY9B120M Series tSCYC VOH SCK tSOVHI tSLOVI VOH VOL SOT VOH VOL tSHIXI tIVSHI VIH VIL SIN VOH VOL VIH VIL Master mode tR tF tSHSL SCK tSLSH VIH VIH VIL VIL VIL tSLOVE VOH VOL SOT VOH VOL tIVSHE tSHIXE VIH VIL SIN VIH VIL Slave mode UART external clock input (EXT = 1) (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Parameter Serial clock L pulse width Serial clock H pulse width SCK falling time SCK rising time Symbol tSLSH tSHSL tF tR Conditions CL = 30 pF tR Min Max Unit tCYCP + 10 tCYCP + 10 - 5 5 ns ns ns ns tF tSHSL SCK Document Number: 002-05655 Rev. *I VIL Remarks VIH tSLSH VIH VIL VIL Page 71 of 102 CY9B120M Series 12.4.10 External Input Timing Parameter Symbol Pin name Conditions (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Value Unit Remarks Min Max ADTG Input pulse width tINH, tINL FRCKx ICxx DTTIxX INTxx, NMIX WKUPx A/D converter trigger input - 2tCYCP*1 - ns - 2tCYCP*1 2tCYCP + 100*1 500 500 - ns - ns - ns ns *2 *3 *4 Free-run timer input clock Input capture Waveform generator External interrupt NMI Deep standby wake up *1: tCYCP indicates the APB bus clock cycle time. About the APB bus number which the A/D converter, Multi-function Timer, External interrupt are connected to, see "Block Diagram” in this data sheet. *2: When in Run mode, in Sleep mode. *3: When in Stop mode, in RTL mode, in Timer mode. *4: When in Deep Standby RTC mode, in Deep Standby Stop mode. Document Number: 002-05655 Rev. *I Page 72 of 102 CY9B120M Series 12.4.11 Quadrature Position/Revolution Counter timing Parameter Symbol AIN pin H width AIN pin L width BIN pin H width BIN pin L width BIN rising time from AIN pin H level AIN falling time from BIN pin H level BIN falling time from AIN pin L level AIN rising time from BIN pin L level AIN rising time from BIN pin H level BIN falling time from AIN pin H level AIN falling time from BIN pin L level BIN rising time from AIN pin L level ZIN pin H width ZIN pin L width AIN/BIN rise and falling time from determined ZIN level Determined ZIN level from AIN/BIN rise and falling time Conditions tAHL tALL tBHL tBLL - tAUBU PC_Mode2 or PC_Mode3 tBUAD PC_Mode2 or PC_Mode3 tADBD PC_Mode2 or PC_Mode3 tBDAU PC_Mode2 or PC_Mode3 tBUAU PC_Mode2 or PC_Mode3 tAUBD PC_Mode2 or PC_Mode3 tBDAD PC_Mode2 or PC_Mode3 tADBU PC_Mode2 or PC_Mode3 tZHL tZLL QCR:CGSC=0 QCR:CGSC=0 tZABE QCR:CGSC=1 tABEZ QCR:CGSC=1 (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Value Unit Min Max 2tCYCP* - ns *: tCYCP indicates the APB bus clock cycle time. About the APB bus number which the Quadrature Position/Revolution Counter is connected to, see "Block Diagram" in this data sheet. tALL tAHL AIN tAUBU tADBD tBUAD tBDAU BIN tBHL Document Number: 002-05655 Rev. *I tBLL Page 73 of 102 CY9B120M Series tBLL tBHL BIN tBUAU tBDAD tAUBD tADBU AIN tAHL tALL ZIN ZIN AIN/BIN Document Number: 002-05655 Rev. *I Page 74 of 102 CY9B120M Series 12.4.12 I2C Timing Parameter Symbol 0 100 0 400 kHz tHDSTA 4.0 - 0.6 - μs tLOW 4.7 - 1.3 - μs tHIGH 4.0 - 0.6 - μs 4.7 - 0.6 - μs 0 3.45*2 0 0.9*3 μs tSUDAT 250 - 100 - ns tSUSTO 4.0 - 0.6 - μs tBUF 4.7 - 1.3 - μs 2 tCYCP*4 - 2 tCYCP*4 - ns SCL clock frequency fSCL (Repeated) START condition hold time SDA ↓ → SCL ↓ SCL clock L width SCL clock H width (Repeated) START condition setup time SCL ↑ → SDA ↓ Data hold time SCL ↓ → SDA ↓ ↑ Data setup time SDA ↓ ↑ → SCL ↑ STOP condition setup time SCL ↑ → SDA ↑ Bus free time between STOP condition and START condition Noise filter Conditions (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) StandardFastmode mode Unit Remarks Min Max Min Max tSUSTA tHDDAT tSP CL = 30 pF, R = (VP/IOL)*1 - *1: R and CL represent the pull-up resistor and load capacitance of the SCL and SDA lines, respectively. VP indicates the power supply voltage of the pull-up resistor and IOL indicates VOL guaranteed current. *2: The maximum tHDDAT must satisfy that it does not extend at least L period (tLOW) of device's SCL signal. *3: A Fast-speed mode I2C bus device can be used on a Standard mode I2C bus system as long as the device satisfies the requirement of "tSUDAT ≥ 250 ns". *4: tCYCP is the APB bus clock cycle time. About the APB bus number that I2C is connected to, see "Block Diagram" in this data sheet. To use Standard-mode, set the APB bus clock at 2 MHz or more To use Fast-mode, set the APB bus clock at 8 MHz or more. SDA SCL Document Number: 002-05655 Rev. *I Page 75 of 102 CY9B120M Series 12.4.13 JTAG Timing Parameter Symbol Pin name Conditions TMS, TDI setup time tJTAGS TCK, TMS, TDI VCC ≥ 4.5 V TMS, TDI hold time tJTAGH TCK, TMS, TDI VCC ≥ 4.5 V TDO delay time tJTAGD TCK, TDO (VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 105°C) Value Unit Remarks Min Max 15 - ns 15 - ns VCC ≥ 4.5 V - 25 VCC < 4.5 V - 45 VCC < 4.5 V VCC < 4.5 V ns Note: − When the external load capacitance CL = 30 pF. TCK TMS/TDI TDO Document Number: 002-05655 Rev. *I Page 76 of 102 CY9B120M Series 12.5 12-bit A/D Converter Electrical Characteristics for the A/D Converter (VCC = AVCC = 2.7V to 5.5V, VSS = AVSS = AVRL = 0V, TA = - 40°C to + 105°C) Parameter Pin name Symbol Min 0.8*1 1.0*1 0.24 0.3 40 Value Typ ± 1.5 ± 1.7 ± 10 AVRH ± 5 - 50 - Resolution Integral Nonlinearity Differential Nonlinearity Zero transition voltage Full-scale transition voltage VZT VFST ANxx ANxx Conversion time - - Sampling time*2 tS - Compare clock cycle*3 tCCK - State transition time to operation permission tSTT - - Analog input capacity CAIN - Analog input resistor RAIN - Interchannel disparity Analog port input leak current - ANxx Analog input voltage - ANxx - AVRL Reference voltage AVRH Max 12 ± 4.5 ± 2.5 ± 15 AVRH ± 15 - Unit bit LSB LSB mV mV μs 10 μs 1000 ns - 1.0 μs - - 9.7 pF - - AVRL 2.7 AVSS - 1.7 2.4 4 5 AVRH AVCC AVSS kΩ Remarks AVRH = 2.7 V to 5.5 V AVCC ≥ 4.5 V AVCC < 4.5 V AVCC ≥ 4.5 V AVCC < 4.5 V AVCC ≥ 4.5 V AVCC < 4.5 V AVCC ≥ 4.5 V AVCC < 4.5 V LSB μA V V V *1: The conversion time is the value of sampling time (tS) + compare time (tC). The condition of the minimum conversion time is the following. AVCC ≥ 4.5 V, HCLK=50 MHz sampling time: 240 ns, compare time: 560 ns. AVCC < 4.5 V, HCLK=40 MHz sampling time: 300 ns, compare time: 700 ns Ensure that it satisfies the value of the sampling time (tS) and compare clock cycle (tCCK). For setting of the sampling time and compare clock cycle, see "Chapter 1-1: A/D Converter" in "FM3 Family Peripheral Manual Analog Macro Part". The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing. For the number of the APB bus to which the A/D Converter is connected, see "Block Diagram". The base clock (HCLK) is used to generate the sampling time and the compare clock cycle. *2: A necessary sampling time changes by external impedance. Ensure that it sets the sampling time to satisfy (Equation 1). *3: The compare time (tC) is the value of (Equation 2). Document Number: 002-05655 Rev. *I Page 77 of 102 CY9B120M Series Analog signal source REXT ANxx Analog input pin Comparator RAIN CAIN (Equation 1) tS ≥ ( RAIN + REXT ) × CAIN × 9 tS: Sampling time RAIN: Input resistor of A/D = 1.5 kΩ at 4.5 V < AVCC < 5.5 V ch.0 to ch.7 Input resistor of A/D = 1.6 kΩ at 4.5 V < AVCC < 5.5 V ch.8 to ch.15 Input resistor of A/D = 1.7 kΩ at 4.5 V < AVCC < 5.5 V ch.16 to ch.26 Input resistor of A/D = 2.2 kΩ at 2.7 V < AVCC < 4.5 V ch.0 to ch.7 Input resistor of A/D = 2.3 kΩ at 2.7 V < AVCC < 4.5 V ch.8 to ch.15 Input resistor of A/D = 2.4 kΩ at 2.7 V < AVCC < 4.5 V ch.16 to ch.26 CAIN: Input capacity of A/D = 9.7 pF at 2.7 V < AVCC < 5.5 V REXT: Output impedance of external circuit (Equation 2) tC = tCCK × 14 tC: Compare time tCCK: Compare clock cycle Document Number: 002-05655 Rev. *I Page 78 of 102 CY9B120M Series Definition of 12-bit A/D Converter Terms ◼ Resolution: Analog variation that is recognized by an A/D converter. ◼ Integral Nonlinearity: Deviation of the line between the zero-transition point (0b000000000000 ←→ 0b000000000001) and the full-scale transition point (0b111111111110 ←→ 0b111111111111) from the actual conversion characteristics. ◼ Differential Nonlinearity: Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB. Integral Nonlinearity Differential Nonlinearity 0xFFF Actual conversion characteristics 0xFFE Actual conversion characteristics 0x(N+1) {1 LSB(N-1) + VZT} VFST VNT 0x004 (Actuallymeasured value) (Actually-measured value) 0x003 Ideal characteristics Digital output Digital output 0xFFD 0xN V(N+1)T 0x(N-1) (Actually-measured value) Actual conversion characteristics Ideal characteristics 0x002 VNT (Actually-measured value) 0x(N-2) 0x001 VZT (Actually-measured value) AVRL Actual conversion characteristics AVRH AVRL Analog input Integral Nonlinearity of digital output N = Differential Nonlinearity of digital output N = 1LSB = AVRH Analog input VNT - {1LSB × (N - 1) + VZT} 1LSB V(N + 1) T - VNT 1LSB [LSB] - 1 [LSB] VFST - VZT 4094 N: A/D converter digital output value. VZT: Voltage at which the digital output changes from 0x000 to 0x001. VFST: Voltage at which the digital output changes from 0xFFE to 0xFFF. VNT: Voltage at which the digital output changes from 0x(N − 1) to 0xN. Document Number: 002-05655 Rev. *I Page 79 of 102 CY9B120M Series 12.6 10-bit D/A Converter Electrical Characteristics for the D/A Converter Parameter Resolution Symbol Integral Nonlinearity*1 Differential Nonlinearity*1,*2 tC20 tC100 INL DNL Output Voltage offset VOFF Analog output impedance RO Output undefined period tR Conversion time (VCC = AVCC = 2.7V to 5.5V, VSS = AVSS = AVRL = 0V, TA = - 40°C to + 105°C) Value Pin name Unit Remarks Min Typ Max 10 bit 0.47 0.58 0.69 μs Load 20 pF 2.37 2.90 3.43 μs Load 100 pF - 4.0 + 4.0 LSB - 0.9 + 0.9 LSB DAx 10.0 mV Code is 0x000 - 20.0 + 5.4 mV Code is 0x3FF 3.10 3.80 4.50 kΩ D/A operation 2.0 MΩ D/A stop 70 ns *1: No-load *2: Generates the max current by the CODE about 0x200 Document Number: 002-05655 Rev. *I Page 80 of 102 CY9B120M Series 12.7 Low-Voltage Detection Characteristics 12.7.1 Low-Voltage Detection Reset (TA = - 40°C to + 105°C) Parameter Symbol Conditions SVHR*1= 00000 Min 2.25 2.30 2.39 2.48 2.48 2.58 2.58 2.67 2.76 2.85 2.94 3.04 3.31 3.40 3.40 3.50 3.68 3.77 3.77 3.86 3.86 3.96 Value Typ 2.45 2.50 2.60 2.70 2.70 2.80 2.80 2.90 3.00 3.10 3.20 3.30 3.60 3.70 3.70 3.80 4.00 4.10 4.10 4.20 4.20 4.30 Max 2.65 2.70 2.81 2.92 2.92 3.02 3.02 3.13 3.24 3.35 3.46 3.56 3.89 4.00 4.00 4.10 4.32 4.43 4.43 4.54 4.54 4.64 Unit V V V V V V V V V V V V V V V V V V V V V V Detected voltage VDL Released voltage Detected voltage Released voltage Detected voltage Released voltage Detected voltage Released voltage Detected voltage Released voltage Detected voltage Released voltage Detected voltage Released voltage Detected voltage Released voltage Detected voltage Released voltage Detected voltage Released voltage Detected voltage Released voltage VDH VDL VDH VDL VDH VDL VDH VDL VDH VDL VDH VDL VDH VDL VDH VDL VDH VDL VDH VDL VDH LVD stabilization wait time tLVDW - - - 8160 × tCYCP*2 μs LVD detection delay time tLVDDL - - - 200 μs SVHR*1= 00001 SVHR*1= 00010 SVHR*1= 00011 SVHR*1= 00100 SVHR*1= 00101 SVHR*1= 00110 SVHR*1= 00111 SVHR*1= 01000 SVHR*1= 01001 SVHR*1= 01010 Remarks When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises *1: The SVHR bit of Low-Voltage Detection Voltage Control Register (LVD_CTL) is initialized to "00000" by Low-Voltage Detection Reset. *2: tCYCP indicates the APB2 bus clock cycle time. Document Number: 002-05655 Rev. *I Page 81 of 102 CY9B120M Series 12.7.2 Interrupt of Low-Voltage Detection (TA = - 40°C to + 105°C) Parameter Symbol Conditions Value Min 2.58 2.67 2.76 2.85 2.94 3.04 3.31 3.40 3.40 3.50 3.68 3.77 3.77 3.86 3.86 3.96 Typ 2.80 2.90 3.00 3.10 3.20 3.30 3.60 3.70 3.70 3.80 4.00 4.10 4.10 4.20 4.20 4.30 Max 3.02 3.13 3.24 3.35 3.46 3.56 3.89 4.00 4.00 4.10 4.32 4.43 4.43 4.54 4.54 4.64 Unit V V V V V V V V V V V V V V V V Detected voltage VDL Released voltage VDH Detected voltage VDL Released voltage VDH Detected voltage VDL Released voltage VDH Detected voltage VDL Released voltage VDH Detected voltage VDL Released voltage Detected voltage Released voltage Detected voltage Released voltage Detected voltage Released voltage VDH VDL VDH VDL VDH VDL VDH LVD stabilization wait time tLVDW - - - 8160× tCYCP* μs LVD detection delay time tLVDDL - - - 200 μs SVHI = 00011 SVHI = 00100 SVHI = 00101 SVHI = 00110 SVHI = 00111 SVHI = 01000 SVHI = 01001 SVHI = 01010 Remarks When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises When voltage drops When voltage rises *: tCYCP indicates the APB2 bus clock cycle time. Document Number: 002-05655 Rev. *I Page 82 of 102 CY9B120M Series 12.8 Flash Memory Write/Erase Characteristics 12.8.1 Write / Erase time (VCC = 2.7V to 5.5V, TA = - 40°C to + 105°C) Parameter Value Typ Max Large Sector 1.1 2.7 Small Sector 0.3 0.9 Half word (16-bit) write time 16 Chip erase time 6.8 Sector erase time Unit Remarks s Includes write time prior to internal erase 310 μs Not including system-level overhead time 18 s Includes write time prior to internal erase *: The typical value is immediately after shipment, the maximum value is guarantee value under 10,000 cycle of erase/write. 12.8.2 Write cycles and data hold time Erase/write cycles (cycle) 1,000 10,000 Data hold time (year) 20* 10* Remarks *: At average + 85C Document Number: 002-05655 Rev. *I Page 83 of 102 CY9B120M Series 12.9 Return Time from Low-Power Consumption Mode 12.9.1 Return Factor: Interrupt/WKUP The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation. Return Count Time (VCC = 2.7V to 5.5V, TA = - 40°C to + 105°C) Parameter Symbol Value Typ Max* Low-speed CR Timer mode 40 80 μs 340 680 μs 680 860 μs 268 503 μs 308 268 583 503 μs μs tICNT Sub Timer mode RTC mode, Stop mode Deep Standby RTC mode Deep Standby Stop mode Remarks μs tCYCC Sleep mode High-speed CR Timer mode, Main Timer mode, PLL Timer mode Unit When RAM is off When RAM is on *: The maximum value depends on the accuracy of built-in CR. Operation example of return from Low-Power consumption mode (by external interrupt*) External interrupt Interrupt factor accept Active tICNT CPU Operation Interrupt factor clear by CPU Start *: External interrupt is set to detecting fall edge. Document Number: 002-05655 Rev. *I Page 84 of 102 CY9B120M Series Operation example of return from Low-Power consumption mode (by internal resource interrupt*) Internal resource interrupt Interrupt factor accept Active tICNT CPU Operation Interrupt factor clear by CPU Start *: Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode. Notes: − The return factor is different in each Low-Power consumption modes. See "Chapter 6: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family Peripheral Manual. − When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "Chapter 6: Low Power Consumption Mode" in "FM3 Family Peripheral Manual". Document Number: 002-05655 Rev. *I Page 85 of 102 CY9B120M Series 12.9.2 Return Factor: Reset The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation. Return Count Time (VCC = 2.7V to 5.5V, TA = - 40°C to + 105°C) Parameter Value Symbol Sleep mode High-speed CR Timer mode, Main Timer mode, PLL Timer mode Low-speed CR Timer mode Max* 263 148 263 μs 248 463 μs 312 496 μs 268 503 μs 308 268 583 503 μs μs tRCNT Sub Timer mode RTC mode, Stop mode Deep Standby RTC mode Deep Standby Stop mode Unit Typ 148 Remarks μs When RAM is off When RAM is on *: The maximum value depends on the accuracy of built-in CR. Operation example of return from Low-Power consumption mode (by INITX) INITX Internal reset Reset active Release tRCNT ・ CPU Operation Document Number: 002-05655 Rev. *I Start Page 86 of 102 CY9B120M Series Operation example of return from low power consumption mode (by internal resource reset*) Internal resource reset Internal reset Reset active Release tRCNT CPU Operation Start *: Internal resource reset is not included in return factor by the kind of Low-Power consumption mode. Notes: − The return factor is different in each Low-Power consumption modes. See "Chapter 6: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family Peripheral Manual. − When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "Chapter 6: Low Power Consumption Mode" in "FM3 Family Peripheral Manual". − The time during the power-on reset/low-voltage detection reset is excluded. See “12.4.7 Power-on Reset Timing in 12.4 AC Characteristics in 12. Electrical Characteristics” for the detail on the time during the power-on reset/low -voltage detection reset. − When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the Main PLL clock stabilization wait time. − The internal resource reset means the watchdog reset and the CSV reset. Document Number: 002-05655 Rev. *I Page 87 of 102 CY9B120M Series 13. Ordering Information Ordering part number On-chip Flash memory On-chip SRAM CY9BF121KQN-G-AVE2 Main: 64 Kbyte Work: 32 Kbyte 16 Kbyte CY9BF122KQN-G-AVE2 Main: 128 Kbyte Work: 32 Kbyte 16 Kbyte CY9BF124KQN-G-AVE2 Main: 256 Kbyte Work: 32 Kbyte 32 Kbyte CY9BF121KPMC-G-MNE2 Main: 64 Kbyte Work: 32 Kbyte 16 Kbyte CY9BF122KPMC-G-MNE2 Main: 128 Kbyte Work: 32 Kbyte 16 Kbyte CY9BF124KPMC-G-MNE2 Main: 256 Kbyte Work: 32 Kbyte 32 Kbyte CY9BF121LQN-G-AVE2 Main: 64 Kbyte Work: 32 Kbyte 16 Kbyte CY9BF122LQN-G-AVE2 Main: 128 Kbyte Work: 32 Kbyte 16 Kbyte CY9BF124LQN-G-AVE2 Main: 256 Kbyte Work: 32 Kbyte 32 Kbyte CY9BF121LPMC1-G-MNE2 Main: 64 Kbyte Work: 32 Kbyte 16 Kbyte CY9BF122LPMC1-G-MNE2 Main: 128 Kbyte Work: 32 Kbyte 16 Kbyte CY9BF124LPMC1-G-MNE2 Main: 256 Kbyte Work: 32 Kbyte 32 Kbyte CY9BF121LPMC-G-MNE2 Main: 64 Kbyte Work: 32 Kbyte 16 Kbyte CY9BF122LPMC-G-MNE2 Main: 128 Kbyte Work: 32 Kbyte 16 Kbyte CY9BF124LPMC-G-MNE2 Main: 256 Kbyte Work: 32 Kbyte 32 Kbyte CY9BF121MPMC-G-MNE2 Main: 64 Kbyte Work: 32 Kbyte 16 Kbyte CY9BF122MPMC-G-MNE2 Main: 128 Kbyte Work: 32 Kbyte 16 Kbyte CY9BF124MPMC-G-MNE2 Main: 256 Kbyte Work: 32 Kbyte 32 Kbyte CY9BF121MPMC1-G-JNE2 Main: 64 Kbyte Work: 32 Kbyte 16 Kbyte CY9BF122MPMC1-G-JNE2 Main: 128 Kbyte Work: 32 Kbyte 16 Kbyte CY9BF124MPMC1-G-JNE2 Main: 256 Kbyte Work: 32 Kbyte 32 Kbyte CY9BF121MBGL-GK9E1 Main: 64 Kbyte Work: 32 Kbyte 16 Kbyte CY9BF122MBGL-GK9E1 Main: 128 Kbyte Work: 32 Kbyte 16 Kbyte CY9BF124MBGL-GK9E1 Main: 256 Kbyte Work: 32 Kbyte 32 Kbyte Document Number: 002-05655 Rev. *I Package Packing Plastic・QFN (0.5 mm pitch), 48-pin (VNA048) Plastic・LQFP (0.5 mm pitch), 48-pin (LQA048) Plastic・QFN (0.5 mm pitch), 64-pin (VNC064) Plastic・LQFP (0.5 mm pitch), 64-pin (LQD064) Tray Plastic・LQFP (0.65 mm pitch), 64-pin (LQG064) Plastic・LQFP (0.5 mm pitch), 80-pin (LQH080) Plastic・LQFP (0.65 mm pitch), 80-pin (LQJ080) Plastic・PFBGA (0.5 mm pitch), 96-pin (FDG096) Page 88 of 102 CY9B120M Series 14. Package Dimensions Package Type LQFP 80 Package Code LQH080 4 D D1 60 5 7 41 41 40 61 60 40 61 21 80 5 7 E1 E 4 3 6 80 21 1 20 D e 20 2 5 7 0.10 C A-B D 3 b 0.08 C A-B 1 BOTTOM VIEW D 0.20 C A-B D 8 TOP VIEW 2 A A A' 0.08 C SIDE VIEW SYMBOL SEATIN G PLAN E 9 L1 L 0.25 A1 10 c b SECTION A-A' DIM ENSIONS M IN. NOM . M AX. A A1 1. 70 0.05 0.15 b 0.15 0.27 c 0.09 0.20 D 14.00 BSC. D1 12.00 BSC. e 0.50 BSC E 14.00 BSC. E1 12.00 BSC. L 0.45 0.60 0.75 L1 0.30 0.50 0.70 PACKAGE OUTLINE, 80 LEAD LQFP 12.0X12.0X1.7 M M LQH080 Rev ** Document Number: 002-05655 Rev. *I 002-11501 ** Page 89 of 102 CY9B120M Series Package Type LQFP 80 Package Code LQJ080 D D1 60 4 5 7 41 41 61 40 E1 60 40 61 21 80 E 5 7 4 3 6 80 21 1 20 20 2 5 7 1 0.1 0 C A-B D 3 e 0.2 0 C A-B D b dd d C A-B D 8 2 A A A' 0.1 0 C SEATING PLAN E 9 θ c L1 0.2 5 A1 10 b SECTION A-A' L SYM BOL DIM ENSIONS M IN. NOM . M AX. 1.70 A A1 0.00 0.20 b 0.16 c 0.09 0.32 0.38 0.20 D 16.00 BSC D1 14.00 BSC e 0.65 BSC E 16.00 BSC E1 14.00 BSC L 0.45 0.60 0.75 L1 0.30 0.50 0.70 θ 0° 8° 002-14043 ** PACKAGE OUTLINE, 80 LEAD LQFP 14.0X14.0X1.7 M M LQJ080 REV** Document Number: 002-05655 Rev. *I Page 90 of 102 CY9B120M Series Package Type LQFP 64 Package Code LQD064 4 D D1 48 5 7 33 33 32 49 48 32 49 17 64 5 7 E1 E 4 3 6 17 64 1 16 e 1 16 2 5 7 3 BOTTOM VIEW 0.1 0 C A-B D 0.2 0 C A-B D b 0.0 8 C A-B D 8 TOP VIEW A 2 9 A A' 0.0 8 C SEATING PLAN E L1 0.25 L A1 c b SECTION A-A' 10 SIDE VIEW SYM BOL DIM ENSIONS M IN. NOM . M AX. A A1 1. 70 0.00 0.20 b 0.15 0.2 c 0.09 0.20 D 12.00 BSC. D1 10.00 BSC. e 0.50 BSC E 12.00 BSC. E1 10.00 BSC. L 0.45 0.60 0.75 L1 0.30 0.50 0.70 002-11499 ** PACKAGE OUTLINE, 64 LEAD LQFP 10.0X10.0X1.7 M M LQD064 Rev** Document Number: 002-05655 Rev. *I Page 91 of 102 CY9B120M Series Package Type LQFP 64 Package Code LQG064 D D1 48 4 5 7 33 33 32 49 48 32 49 17 64 E1 E 5 7 4 3 17 64 1 16 e 0.20 1 16 2 5 7 3 BOTTOM VIEW 0.10 C A-B D C A-B D b 0.13 C A-B D 8 TOP VIEW 2 A θ A A' 0.10 C SEATI N G PLA N E 0.2 5 L1 L 9 A1 10 c b SECTION A -A' SIDE VIEW SYM BOL DIM ENSION M IN. NOM . M AX. 1.70 A A1 0.00 0.20 b 0.27 c 0.09 0.32 0.37 0.20 D 14.00 BSC D1 12.00 BSC e 0.65 BSC E 14.00 BSC E1 12.00 BSC L 0.45 0.60 0.75 L1 0.30 0.50 0.70 θ 0° 8° 002-13881 ** PACKAGE OUTLINE, 64 LEAD LQFP 12.0X12.0X1.7 M M LQG064 REV** Document Number: 002-05655 Rev. *I Page 92 of 102 CY9B120M Series Package Type QFN 64 Package Code VNC064 0.10 D A 48 0.10 C 2X 33 33 32 49 C A B D2 48 32 49 0.10 C A B 5 (ND-1)× e E 17 64 1 INDEXMARK 8 E2 16 9 B e L 0.10 C TOP VIEW 64 17 16 BOTTOM VIEW 2X b 1 4 0.10 0.05 C A B C 0.10 C A 0.05 C SEATINGPLANE C A1 SIDE VIEW DIM ENSIONS NOTES: SYMBOL M IN. NOM . M AX. A A1 0.90 0.00 0.05 1. ALL DIM ENSIONS ARE IN M ILLIM ETERS. 2. DIM ENSIONING AND TOLERANCING CONFORM S TO ASM E Y14.5M -1994. 3. N IS THE TOTAL NUM BER OF TERM INALS. 4 D 9.00 BSC E 9.00 BSC b 0.20 0.25 0.30 D2 6.00 BSC E2 6.00 BSC 6. 7. e 0.50 BSC 8 R 0.20 REF L 0.35 0.40 N 64 ND 16 5 9 0.45 DIM ENSION "b "APPLIES TO M ETALLIZED TERM INAL AND IS M EASURED BETW EEN 0.15 AND 0.30m m FROM TERM INAL TIP. IF THE TERM INAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERM INAL, THE DIM ENSION "b "SHOULD NOT BE M EASURED IN THAT RADIUS AREA. ND REFERS TO THE NUM BER OF TERM INALS ON D SIDE OR E SIDE. M AX. PACKAGE W ARPAGE IS 0.05m m . M AXIM UM ALLOW ABLE BURR IS 0.076m m IN ALL DIRECTIONS. PIN #1 ID ON TOP W ILL BE LOCATED W ITHIN THE INDICATED ZONE. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS W ELL AS THE TERM INALS. 002-13234 ** PACKAGE OUTLINE, 64 LEAD QFN 9.0X9.0X0.9 M M VNC064 6.0X6.0 M M EPAD (SAW N) Rev*.* Document Number: 002-05655 Rev. *I Page 93 of 102 CY9B120M Series Package Type LQFP 48 Package Code LQA048 4 D 5 7 D1 36 25 37 24 E1 24 37 13 48 E 5 7 3 36 25 4 6 48 13 1 12 e 1 12 2 5 7 0.10 C A-B D 3 0.20 C A-B D b 0.80 C A-B D 8 2 A θ A A' 0.80 C SYM BOL L1 0.25 L A1 c b 10 SECTION A-A' D IM EN SIONS M IN . N OM . M AX. 0.00 0.20 1.70 A A1 9 SEATING PLANE b 0.15 0.27 c 0.09 0.20 D 9.00 BSC D1 7.00 BSC e 0.50 BSC E 9.00 BSC E1 7.00 BSC L 0.45 0.60 0.75 L1 0.30 0.50 0.70 θ 0° 8° 002-13731 ** PACKAGE OUTLINE, 48 LEAD LQFP 7.0X7.0X1.7 M M LQA048 REV** Document Number: 002-05655 Rev. *I Page 94 of 102 CY9B120M Series Package Type QFN 48 Package Code VNA048 0.10 D C A B D2 A 25 36 0.10 C 24 2X 0.10 37 (ND-1)× e E C A B E2 5 13 9 INDEX M ARK 8 48 12 R 1 L B TOP VIEW e b 4 0.10 C 0.10 0.05 C A B C BOTTOM VIEW 2X 0.10 C A 0.05 C SEATING PLANE A1 9 C SIDE VIEW DIMENSIONS SYMBOL MIN. NOM . A A1 0.90 0.00 0.05 D 7.00 BSC E 7.00 BSC b 0.20 0.25 D2 5.50 BSC E2 5.50 BSC e 0.50 BSC R 0.20 REF L MAX. 0.35 0.40 NOTE 1. ALL DIMENSIONS ARE IN MILLIMETERS. 2. DIMENSIONING AND TOLERANCINC CONFORMS TO ASME Y14.5-1994. 3. N IS THE TOTAL NUMBER OF TERMINALS. 4. DIMENSION "b"APPLIES TO METALLIZED TERMINAL AND IS M EASURED BETW EEN 0.15 AND 0.30m m FROM TERMINAL TIP.IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL. THE DIMENSION "b"SHOULD NOT BE MEASURED IN THAT RADIUSAREA. 5. ND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE. 0.30 6. MAX. PACKAGE W ARPAGE IS 0.05m m . 7. MAXIMUM ALLOW ABLE BURRS IS 0.076m m IN ALL DIRECTIONS. 8. PIN #1 ID ON TOP W ILL BE LOCATED W ITHIN INDICATED ZONE. 9. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS W ELL AS THE TERMINALS. 0.45 10. JEDEC SPEC IFICATIONNO . REF : N/A 002-15528 ** PACKAGE OUTLINE, 48 LEAD QFN 7.0X7.0X0.9 M M VNA048 5.5X5.5 M M EPAD (SAWN) REV** Document Number: 002-05655 Rev. *I Page 95 of 102 CY9B120M Series Package Type FBGA 96 Package Code FDG096 A 0.20 C 11 2X 10 9 6 8 7 6 5 4 3 2 1 L PIN A1 CORNER INDEX M ARK K J H G F E D 7 0.20 C TOP VIEW C B A 6 B 2X BOTTOM VIEW DETAIL A 0.20 C 0.08 C C 96xφb DETAIL A 5 0.05 SIDE VIEW C A B NOTES: 1. ALL DIM ENSIONS ARE IN M ILLIM ETERS. DIM ENSIONS SYM BOL M IN. NOM . M AX. 2. SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020. A - - 1.30 3. "e"REPRESENTSTHE SOLDER BALL GRID PITCH. A1 0.15 0.25 0.35 4. SYM BOL "M D"IS THE BALL M ATRIX SIZE IN THE "D"DIRECTION. D 6.00 BSC SYM BOL "M E"IS THE BALL M ATRIX SIZE IN THE "E"DIRECTION. E 6.00 BSC N IS THE NUM BER OF POPULATED SOLDER BALL POSITIONS FOR M ATRIX D1 5.00 BSC E1 5.00 BSC MD 11 ME 11 N 96 b 0.20 0.30 eD 0.50 BSC eE 0.50 BSC SD 0.00 SE 0.00 SIZE M D X M E. 5. DIM ENSION "b"IS MEASURED AT THE M AXIM UM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C. 6. "SD"AND "SE"ARE M EASURED W ITH RESPECT TO DATUM S A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW . 0.40 W HEN THERE IS AN ODD NUM BEROF SOLDER BALLS IN THE OUTER ROW , "SD"OR "SE"= 0. W HEN THERE IS AN EVEN NUM BEROF SOLDER BALLS IN THE OUTER ROW , "SD" = eD/2 AND "SE"= eE/2. 7. A1 CORNER TO BE IDENTIFIED BY CHAM FER, LASER OR INK M ARK M ETALIZED M ARK, INDENTATION OR OTHER M EANS. 8. "+ " INDICATESTHE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS. 002-13224 ** PACKAGE OUTLINE, 96 BALL FBGA 6.0X6.0X1.3 M M FDG096 REV** Document Number: 002-05655 Rev. *I Page 96 of 102 CY9B120M Series 15. Major Changes Spansion Publication Number: DS706-00050 Page Section Change Results Revision 1.0 3 5 6 15 to 17 32 38 45 54 55 56, 57 60 61 - Preliminary → Data Sheet FEATURES A/D Converter (Max 26channels) Unique ID PRODUCT LINEUP Function LIST OF PIN FUNCTIONS List of pin numbers List of pin functions I/O CIRCUIT TYPE BLOCK DIAGRAM  Revised the conversion time: 1.0μs → 0.8μs ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings 2. Recommended Operating Conditions 3. DC Characteristics (1) Current Rating 4. AC Characteristics (3) Built-in CR Oscillation Characteristics (4-2) Operating Conditions of Main PLL (In the case of using built-in high-speed CR for input clock of main PLL) 5. 12-bit A/D Converter Electrical characteristics for the A/D converter 77 80 81 6. 10-bit D/A Converter 7. Low-Voltage Detection Characteristics 8. MainFlash Memory Write/Erase Characteristics 82 Revision 1.1 Revision 2.0 FEATURES On-chip Memories [Flash memory] 2 Multi-function Serial Interface [I2C] 3 General-Purpose I/O Port 4 Multi-function Timer 6 PRODUCT LINEUP Function 7 Document Number: 002-05655 Rev. *I Added the "Unique ID". Added the "Unique ID". Corrected the I/O circuit type. Corrected the Pin state type. Corrected the Pin function. Added the "Type: L". Corrected the figure. - TIOA: input → input/output - TIOB: output → input Revised the value of "TBD". Revised the Condition of "Operating temperature". Revised the value of "TBD". Added "Flash memory write/erase current". Revised the Condition. Revised the footnote. Revised the value of "TBD". Deleted "(Preliminary value)". Revised the conversion time. Min: 1.0μs → 0.8μs Revised the value of "Compare clock cycle (AVCC ≥ 4.5V)". Min: 50ns → 40ns Revised the footnote. Deleted "(Preliminary value)". Revised the value of "TBD". Revised the value of "TBD". Revised the value of "Sector erase time". - Large Sector Typ: 1.065s → 1.1s - Small Sector Typ: 0.606s → 0.3s Revised the value of "Chip erase time". Typ: 9.11s → 6.8s Deleted "(targeted value)". Company name and layout design change Revised the features of Dual operation Flash memory Corrected the mode. High speed mode → Fast mode Revised the features of 5V tolerant I/O. Corrected the number of A/D activating compare channels. 3ch. → 2ch. Corrected the number of A/D activating compare channels. 3ch. → 2ch. Revised Built-in CR. High-speed: 4MHz(± 2%) → 4MHz Low-speed: 100kHz(Typ) → 100kHz Revised the footnote. Page 97 of 102 CY9B120M Series Page Section Change Results 20 LIST OF PIN FUNCTIONS List of pin numbers 23 28 30 List of pin functions 36 I/O CIRCUIT TYPE 43 HANDLING DEVICES Sub crystal oscillator Added the descriptions. 46 BLOCK DIAGRAM Corrected the figure. -A/D Activation Compare: 3ch → 2ch 48 MEMORY MAP Memory Map (2) Added the explanatory note. 53 54 PIN STATUS IN EACH CPU STATE List of Pin Status 56 ELECTRICAL CHARACTERISTICS 2. Recommended Operating Conditions 57 3. DC Characteristics (1) Current Rating 61 62 64 4. AC Characteristics (2) Sub clock input Characteristics (3) Built-in CR Oscillation Characteristics • Built-in High-speed CR (6) Power-on Reset Timing 66 (8) CSIO Timing 68,70,72 77 79 (11) I2C Timing 5. 12-bit A/D Converter Electrical characteristics for the A/D converter 80 81 Definition of 12-bit A/D Converter Terms 82 6. 10-bit D/A Converter Electrical characteristics for the D/A converter 83 7. Low-Voltage Detection Characteristics (1) Low-Voltage Detection Reset 84 (2) Interrupt of Low-Voltage Detection Document Number: 002-05655 Rev. *I Corrected the pin number of ZIN1_1. Corrected the pin number of ADTG_2. Corrected pin numbers of SIN0_1 and SOT0_1. Corrected the pin number of DTTI0X_2. TYPE H : Revised the value of "TBD". Added the pin function of selected Analog output about type L. Corrected the footnote. Sub CR timer→ Low-speed CR timer Added the note and footnote. Corrected the value of Analog reference voltage “AVRH”. Min.: AVss → 2.7 Added notes and footnotes. Added the remarks of Icc. Added the frequency of main clock crystal oscillator in remarks. Added the footnote. Added "Frequency stabilization time" Added notes and footnotes. Added "Timing until releasing Power-on reset" Added the timing chart Corrected the title. UART Timing → CSIO Timing Corrected the footnote. UART → Multi-function serial Corrected the footnote. UART → Multi-function serial Revised the Condition. Revised the footnote. Changed the name of parameter. •Non Linearity error → Integral Nonlinearity •Differential linearity error → Differential Nonlinearity Changed the Symbol. Of Zero transition voltage. VoT → VZT Changed the pin name. AN00 to AN26 → ANxx Corrected the value of V0T, VFST, Ts, Tstt, and reference voltage. Revised footnotes. Change the figure. AN00 to AN26 → ANxx •Linearity error → Integral Nonlinearity •Differential linearity error → Differential Nonlinearity V0T → VZT Revised the remark of IDDA. D/A operation → D/A 1unit operation Changed the name of parameter. •Linearity error → Integral Nonlinearity •Differential linearity error → Differential Nonlinearity Corrected the condition and the value. Added the note and the footnote. Added “LVD detection delay time”. Corrected the condition and the value. Added “LVD detection delay time”. Page 98 of 102 CY9B120M Series Page 85 Section 8. Flash Memory Write/Erase Characteristics 86 9. Return Time Low-Power Consumption Mode Revision 3.0 Features 2 USB Interface 35, 36 I/O Circuit Type Memory Map 48 Memory map(2) PIN STATUS IN EACH CPU STAE 52 List of Pin Status Electrical Characteristics 55, 56 1. Absolute Maximum Ratings 58-60 65 68-75 76 Electrical Characteristics 3. DC Characteristics (1) Current rating Electrical Characteristics 4. AC Characteristics (4-1) Operating Conditions of Main PLL (4-2) Operating Conditions of Main PLL Electrical Characteristics 4. AC Characteristics (7) CSIO/UART Timing Electrical Characteristics 4. AC Characteristics (9) External Input Timing 81 Electrical Characteristics 5. 12bit A/D Converter 92, 93 Ordering Information Change Results Changed the title of Chapter. Main Flash Memory Write/Erase Characteristics → Flash Memory Write/Erase Characteristics Added the Chapter “Return Time from Low-Power Consumption Mode”. Added the description of PLL for USB Added about +B input Added the summary of Flash memory sector and the note Changed the pin status of I-type Added the Clamp maximum current Added about +B input Changed the table format Added Main TIMER mode current Moved A/D Converter Current Moved D/A Converter Current · Added the figure of Main PLL connection · Modified from UART Timing to CSIO/UART Timing · Changed from Internal shift clock operation to Master mode · Changed from External shift clock operation to Slave mode Added input pulse width of WKUPx pin · Added the typical value of Integral Nonlinearity, Differential Nonlinearity, Zero transition voltage and Full-scale transition voltage · Added Conversion time at AVcc < 4.5V Change to full part number NOTE: Please see “Document History” about later revised information. Document Number: 002-05655 Rev. *I Page 99 of 102 CY9B120M Series Document History Document Title: CY9B120M Series, 32-bit Arm® Cortex®-M3 FM3 Microcontroller Document Number: 002-05655 Submission Date Revision ECN Description of Change ** - *A 5171443 03/18/2016 Updated to Cypress template. *B 5653470 03/09/2017 03/18/2015 Migrated to Cypress and assigned document number 002-05655. No change to document contents or format. ・ Modified RTC description in “Features, Real-Time Clock(RTC)”. Changed starting count value from 01 to 00. Deleted “second, or day of the week” in the Interrupt function. (Page 3) ・ Updated Package code and dimensions as follows (Page 8-14, 88-96) - FPT-48P-M49 -> LQA048 - LCC-48P-M73 -> VNA048 - FPT-64P-M38 -> LQD064 - FPT-64P-M39 -> LQG064 - LCC-64P-M24 -> VNC064 - FPT-80P-M37 -> LQH080 - FPT-80P-M40 -> LQJ080 - BGA-96P-M07 -> FDG096 ・ Added Notes for JTAG. (Page 30) ・ Updated “12.4.7 Power-On Reset Timing”. Changed parameter from “Power Supply rise time(Tr) [ms]” to “Power ramp rate(dV/dt) [mV/μs]” and add some comments. (Page 62) ・ Added the Baud rate spec in “12.4.9 CSIO/UART Timing”.(Page 64-70) ・ Corrected the erroneous descriptions as follows. - “J-TAG” -> “JTAG” (Page 23) - “Analog port input current” -> “Analog port input leak current” (Page 77) *C 5787307 06/29/2017 Updated Cypress Logo and Copyright. *D 6064687 02/09/2018 Updated to new template. Completing Sunset Review. *E 6616678 07/08/2019 Updated Ordering Information: Updated part numbers. Updated to new template. *F 6712053 10/23/2019 Updated product name and series name from prefix MB to prefix CY. *G 6734859 11/20/2019 Updated ordering number. MB9BF121KPMC-G-JNE2 → CY9BF121KPMC-G-MNE2 MB9BF122KPMC-G-JNE2 → CY9BF122KPMC-G-MNE2 MB9BF124KPMC-G-JNE2 → CY9BF124KPMC-G-MNE2 MB9BF121LPMC1-G-JNE2 → CY9BF121LPMC1-G-MNE2 MB9BF122LPMC1-G-JNE2 → CY9BF122LPMC1-G-MNE2 MB9BF124LPMC1-G-JNE2 → CY9BF124LPMC1-G-MNE2 MB9BF121LPMC-G-JNE2 → CY9BF121LPMC-G-MNE2 MB9BF122LPMC-G-JNE2 → CY9BF122LPMC-G-MNE2 Document Number: 002-05655 Rev. *I Page 100 of 102 CY9B120M Series Revision ECN Submission Date Description of Change MB9BF124LPMC-G-JNE2 → CY9BF124LPMC-G-MNE2 MB9BF121MPMC-G-JNE2 → CY9BF121MPMC-G-MNE2 MB9BF122MPMC-G-JNE2 → CY9BF122MPMC-G-MNE2 MB9BF124MPMC-G-JNE2 → CY9BF124MPMC-G-MNE2 *H 6747573 12/09/2019 Added ordering numbers. CY9BF121KQN-G-AVE2 CY9BF122KQN-G-AVE2 CY9BF124KQN-G-AVE2 CY9BF121LQN-G-AVE2 CY9BF122LQN-G-AVE2 CY9BF124LQN-G-AVE2 CY9BF121MPMC1-G-JNE2 CY9BF122MPMC1-G-JNE2 CY9BF124MPMC1-G-JNE2 CY9BF121MBGL-GE1 CY9BF122MBGL-GE1 CY9BF124MBGL-GE1 Added Packing information. Tray *I 7123081 04/15/2021 Updated part numbers: CY9BF121MBGL-GE1→CY9BF121MBGL-GK9E1 CY9BF122MBGL-GE1→CY9BF122MBGL-GK9E1 CY9BF124MBGL-GE1→CY9BF124MBGL-GK9E1 Updated to new template. Completing Sunset Review. Document Number: 002-05655 Rev. *I Page 101 of 102 CY9B120M Series Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at Cypress Locations. PSoC® Solutions Products Arm® Cortex® Microcontrollers Automotive Clocks & Buffers Interface Internet of Things Memory cypress.com/arm cypress.com/automotive cypress.com/clocks cypress.com/iot cypress.com/memory cypress.com/mcu PSoC cypress.com/psoc Power Management ICs cypress.com/pmic USB Controllers Wireless Connectivity Cypress Developer Community Community | Projects | Videos | Blogs | Training | Components cypress.com/interface Microcontrollers Touch Sensing PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU Technical Support cypress.com/support cypress.com/touch cypress.com/usb cypress.com/wireless Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. © Cypress Semiconductor Corporation, 2012-2021. This document is the property of Cypress Semiconductor Corporation, an Infineon Technologies company, and its affiliates (“Cypress”). This document, including any software or firmware included or referenced in this document (“Software”), is owned by Cypress under the intellectual property l aws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress’s patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited. TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, “Security Breach”). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. “High-Risk Device” means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. “Critical Component” means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, including its affiliates, and its directors, officers, employees, agents, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress’s published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement. Cypress, the Cypress logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, Traveo, WICED, and ModusToolbox are trademarks or registered trademarks of Cypress or a subsidiary of Cypress in the United States or in other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners. Document Number: 002-05655 Rev. *I April 15, 2021 Page 102 of 102