DS2251T-128-16

DS2251T 128k Soft Microcontroller Module www.maxim-ic.com FEATURES PIN CONFIGURATION 1 DS2251T 72 8051-Compatible Microcontroller Adapts to Its Task 32, 64, or 128kbytes of Nonvolatile SRAM for Program and/or Data Storage In-System Programming via On-Chip Serial Port Capable of Modifying its Own Program or Data Memory in the End System Provides Separate Byte-Wide Bus for Peripherals Performs CRC-16 Check of NV RAM Memory High-Reliability Operation Maintains All Nonvolatile Resources Up to 10 Years in the Absence of VCC at Room Temperature Power-Fail Reset Early Warning Power-fail Interrupt Watchdog Timer Lithium Backed Memory Remembers System State Precision Reference for Power Monitor Fully 8051-Compatible 128 Bytes Scratchpad RAM Two Timer/Counters On-Chip Serial Port 32 Parallel I/O Port Pins Permanently Powered Real-Time Clock 72-Pin SIMM DESCRIPTION The DS2251T 128k soft microcontroller module is an 8051-compatible microcontroller module based on nonvolatile RAM technology. It is designed for systems that need large quantities of nonvolatile memory. Like other members of the secure microcontroller family, it provides full compatibility with the 8051 instruction set, timers, serial port, and parallel I/O ports. By using NV RAM instead of ROM, the user can program, then reprogram the microcontroller while in-system. The application software can even change its own operation. This allows frequent software upgrades, adaptive programs, customized systems, etc. In addition, by using NV RAM, the DS2251T is ideal for data logging applications. The powerful realtime clock includes interrupts for time stamp and date. It keeps time to one-hundredth of seconds using its on-board 32kHz crystal. 1 of 22 REV: 061306 DS2251T The DS2251T provides the benefits of NV RAM without using I/O resources. Between 32 kbytes and 128 kbytes of onboard NV RAM are available. A non-multiplexed Byte-wide address and data bus is used for memory access. This bus, which is available at the connector, can perform all memory access and also provide decoded chip enables for off-board memory mapped peripherals. This leaves the 32 I/O port pins free for application use. The DS2251T provides high-reliability operation in portable systems or systems with unreliable power. These features include the ability to save the operating state, Power-fail Reset, Power-fail Interrupt, and Watchdog Timer. All nonvolatile memory and resources are maintained for over 10 years at room temperature in the absence of power. A user loads programs into the DS2251T via its on-chip serial Bootstrap loader. This function supervises the loading of software into NV RAM, validates it, then becomes transparent to the user. Software is stored in onboard CMOS SRAM. Using its internal Partitioning, the DS2251T can divide a common RAM into user-selectable program and data segments. This Partition can be selected at program loading time, but can be modified anytime later. The microprocessor will decode memory access to the SRAM, access memory via its Byte-wide bus and write-protect the memory portion designated as program (ROM). Operating information is contained in the Secure Microcontroller User’s Guide. This data sheet provides ordering information, pinout, and electrical specifications. ORDERING INFORMATION RAM SIZE (kB) MAX CRYSTAL SPEED (MHz) TIMEKEEPING? DS2251T-32-16 32 16 Yes DS2251T-32-16# 32 16 Yes DS2251T-64-16 64 16 Yes DS2251T-64-16# 64 16 Yes DS2251T-128-16 128 16 Yes DS2251T-128-16# 128 16 Yes PART # Denotes a RoHS-compliant package that may contain lead exempt under the RoHS requirements. 2 of 22 DS2251T DS2251T BLOCK DIAGRAM Figure 1 3 of 22 DS2251T PIN ASSIGNMENT PIN NAME PIN NAME PIN NAME PIN NAME 1 P1.0 19 XTAL2 37 P0.2 55 INTB 2 P1.1 20 GND 38 P0.1 56 BD0 3 P1.2 21 P2.0 39 P0.0 57 BD1 4 P1.3 22 P2.1 40 VCC 58 BD2 5 P1.4 23 P2.2 41 BA0 59 BD3 6 P1.5 24 P2.3 42 BA1 60 BD4 7 P1.6 25 P2.4 43 BA2 61 BD5 8 P1.7 26 P2.5 44 BA3 62 BD6 9 RST 27 P2.6 45 BA4 63 BD7 10 P3.0/RXD 28 P2.7 46 BA5 64 R/ W 11 P3.1/TXD 29 PSEN 47 BA6 65 PF 12 P3.2/ INT0 30 ALE 48 BA7 66 PE3 13 P3.3/ INT1 31 PROG 49 BA8 67 PE4 14 P3.4/T0 32 P0.7 50 BA9 68 INTP 15 P3.5/T1 33 P0.6 51 BA10 69 INTA 16 P3.6/ WR 34 P0.5 52 BA11 70 SQW 17 P3.7/ RD 35 P0.4 53 BA12 71 VRST 18 XTAL1 36 P0.3 54 BA13 72 BA15 PIN DESCRIPTION PIN DESCRIPTION 39–32 P0.0–P0.7. General-purpose I/O Port 0. This port is open-drain and cannot drive a logic 1. It requires external pullups. Port 0 is also the multiplexed Expanded Address/Data bus. When used in this mode, it does not require pullups. 1–8 P1.0–P1.7. General-purpose I/O Port 1. 21–28 P2.0–P2.7. General-purpose I/O Port 2. Also serves as the MSB of the Expanded Address bus. 10 P3.0/RXD. General-purpose I/O port pin 3.0. Also serves as the receive signal for the onboard UART. This pin should NOT be connected directly to a PC COM port. 11 P3.1/TXD. General-purpose I/O port pin 3.1. Also serves as the transmit signal for the onboard UART. This pin should NOT be connected directly to a PC COM port. 12 P3.2/ INT0 . General-purpose I/O port pin 3.2. Also serves as the active low External Interrupt 0. 13 P3.3/ INT1 . General-purpose I/O port pin 3.3. Also serves as the active low External Interrupt 1. 14 P3.4/T0. General-purpose I/O port pin 3.4. Also serves as the Timer 0 input. 4 of 22 DS2251T PIN DESCRIPTION 15 P3.5/T1. General-purpose I/O port pin 3.5. Also serves as the Timer 1 input. 16 P3.6/ WR . General-purpose I/O port pin. Also serves as the write strobe for Expanded bus operation. 17 P3.7/ RD . General-purpose I/O port pin. Also serves as the read strobe for Expanded bus operation. 9 RST. Active high reset input. A logic 1 applied to this pin will activate a reset state. This pin is pulled down internally, can be left unconnected if not used. An RC power-on reset circuit is not needed and is NOT recommended. PSEN . 29 Program Store Enable. This active low signal is used to enable an external program memory when using the Expanded bus. It is normally an output and should be unconnected if not used. 30 ALE. Address Latch Enable. Used to de-multiplex the multiplexed Expanded Address/Data bus on Port 0. This pin is normally connected to the clock input on a ‘373 type transparent latch. 19, 18 XTAL2, XTAL1. Used to connect an external crystal to the internal oscillator. XTAL1 is the input to an inverting amplifier and XTAL2 is the output. 20 GND. Logic ground. 40 VCC. +5V 72 BA15. Monitor test point to reflect the logical value of A15. Not needed for memory access. 54–41 BA13–BA 0. Byte-wide Address bus bits 13–0. This bus is combined with the nonmultiplexed data bus (BD7–BD0) to access onboard NV SRAM and off-board peripherals. Peripheral decoding is performed using PE3 and PE4 . These are on 16k boundaries, so BA14 or BA15 are not needed. Read/write access is controlled by R/ W . BA13–BA0 connect directly to memory-mapped peripherals. 63–56 BD7–BD0. Byte-wide Data Bus Bits 7–0. This 8-bit bi-directional bus is combined with the non-multiplexed address bus (BA14–BA0) to access on-board NV SRAM and off-board peripherals. 64 R/ W . Read/Write. This signal provides the write enable to the SRAMs on the Byte-wide bus. It is controlled by the memory map and Partition. The blocks selected as Program (ROM) will be write-protected. This signal is also used for the write enable to off-board peripherals. PE3 . 66 Peripheral Enable 3. Accesses data memory between addresses 8000h and BFFFh when the PES bit is set to a logic 1. PE3 is not lithium backed and can be connected to any type of peripheral function. PE4 . 67 Peripheral Enable 4. Accesses data memory between addresses C000h and FFFFh when the PES bit is set to a logic 1. PE4 is not lithium backed and can be connected to any type of peripheral function. PROG . 31 Invokes the Bootstrap loader on a falling edge. This signal should be debounced so that only one edge is detected. If connected to ground, the micro will enter Bootstrap loading on power-up. This signal is pulled up internally. 5 of 22 DS2251T PIN 71 DESCRIPTION VRST . This I/O pin (open-drain with internal pullup) indicates that the power supply (VCC) has fallen below the VCCMIN level and the micro is in a reset state. When this occurs, the DS2251T will drive this pin to a logic 0. Because the micro is lithium backed, this signal is guaranteed even when VCC = 0V. Because it is an I/O pin, it will also force a reset if pulled low externally. This allows multiple parts to synchronize their power-down resets. PF . 65 55 68 69 70 This output goes to a logic 0 to indicate that the micro has switched to lithium backup. It corresponds to VCC < VLI. Because the micro is lithium backed, this signal is guaranteed even when VCC = 0V. INTB . INTB from the real-time clock. This output may be connected to a micro interrupt input. INTP . INTP from the real-time clock. This open-drain output requires a pullup and may be connected to a micro interrupt input. INTA . INTA from the real-time clock. This output may be connected to a micro interrupt input. SQW. Square-wave output from the DS1283 real-time clock. Can be programmed to output a 1024Hz square wave. INSTRUCTION SET The DS2251T executes an instruction set that is object code compatible with the industry standard 8051 microcontroller. As a result, software development packages such as assemblers and compilers that have been written for the 8051 are compatible with the DS2251T. A complete description of the instruction set and operation are provided in the Secure Microcontroller User’s Guide. MEMORY ORGANIZATION Figure 2 illustrates the memory map accessed by the DS2251T. The entire 64k of program and 64k of data are available to the byte-wide bus. This preserves the I/O ports for application use. The user controls the portion of memory that is actually mapped to the byte-wide bus by selecting the Program Range and Data Range. Any area not mapped into the NV RAM is reached via the Expanded bus on Ports 0 and 2. An alternate configuration allows dynamic Partitioning of a 64k space as shown in Figure 3. Selecting PES = 1 provides access to the real-time clock on the DS2251T and enables PE3 and PE4 for peripheral access as shown in Figure 4. These selections are made using Special Function Registers. The memory map and its controls are covered in detail in the Secure Microcontroller User’s Guide. 6 of 22 DS2251T DS2251T MEMORY MAP IN NON-PARTITIONABLE MODE (PM = 1) Figure 2 DS2251T MEMORY MAP IN PARTITIONABLE MODE (PM = 0) Figure 3 7 of 22 DS2251T DS2251T MEMORY MAP WITH (PES = 1) Figure 4 POWER MANAGEMENT The DS2251T monitors VCC to provide power-fail reset, early warning power-fail interrupt, and switchover to lithium backup. It uses an internal band-gap reference in determining the switch points. These are called VPFW, VCCMIN, and VLI, respectively. When VCC drops below VPFW, the DS2251T will perform an interrupt vector to location 2Bh if the power-fail warning is enabled. Full processor operation continues regardless. When power falls further to VCCMIN, the DS2251T invokes a reset state. No further code execution will be performed unless power rises back above VCCMIN. All decoded chip enables and the R/ W signal go to an inactive (logic 1) state. The VRST signal will be driven to a logic 0. VCC is still the power source at this time. When VCC drops further to below VLI, internal circuitry will switch to the built-in lithium cell for power. The majority of internal circuits will be disabled and the remaining nonvolatile states will be retained. PF will be driven to a logic 0. The Secure Microcontroller User’s Guide has more information on this topic. The trip points VCCMIN and VPFW are listed in the electrical specifications. 8 of 22 DS2251T ABSOLUTE MAXIMUM RATINGS Voltage Range on Any Pin Relative to Ground……………………………………...-0.3V to (VCC + 0.5V) Voltage Range on VCC Relative to Ground………………………………………………….-0.3V to +6.0V Operating Temperature Range………………………………………………………………-40°C to +85°C Storage Temperature (Note 1)……………………………………………………………..-55°C to +125°C Soldering Temperature………………………………………………………………+260°C for 10 seconds This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. Note 1: Storage temperature is defined as the temperature of the device when VCC = 0V and VLI = 0V. In this state the contents of SRAM are not battery backed and are undefined. DC CHARACTERISTICS (VCC = 5V ±10%, TA = 0˚C to +70˚C.) PARAMETER SYMBOL MIN Input Low Voltage VIL Input High Voltage TYP MAX UNITS NOTES -0.3 +0.8 V 1 VIH1 2.0 VCC+0.3 V 1 Input High Voltage RST, XTAL1 PROG VIH2 3.5 VCC+0.3 V 1 Output Low Voltage at IOL = 1.6mA (Ports 1, 2, 3, PF ) VOL1 0.15 0.45 V 1, 7 Output Low Voltage at IOL = 3.2mA (Ports 0, ALE, PSEN , BA13:BA0, BD7:BD0, R/W, PE3:PE4) VOL2 0.15 0.45 V 1 Output High Voltage at IOH = -80µA (Ports 1, 2, 3) VOH1 2.4 4.8 V 1 Output High Voltage at IOH = -400µA (Ports 0, ALE, PSEN , PF , BA13:BA0, BD7:BD0, R/W, PE3:PE4) VOH2 2.4 4.8 V 1 Input Low Current VIN = 0.45V (Ports 1, 2, 3) IIL -50 µA Transition Current; 1 to 0 VIN = 2.0V (Ports 1, 2, 3) ITL -500 µA Input Leakage Current 0.45 < VIN < VCC (Port 0) IIL ±10 µA RST Pulldown Resistor RRE 150 kΩ 40 VRST Pullup Resistor RVR 4.7 kΩ PROG Pullup Resistor RPR 40 kΩ Power-Fail Warning Voltage VPFW 4.25 4.37 4.50 V 1 Minimum Operating Voltage VCC(MIN) 4.00 4.12 4.25 V 1 Operating Current at 16MHz ICC 45 mA 2 9 of 22 DS2251T DC CHARACTERISTICS (continued) (VCC = 5V ±10%, TA = 0˚C to +70˚C.) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Idle Mode Current at 12MHz IIDLE 7.0 mA 3 Stop Mode Current ISTOP 80 µA 4 CIN 10 pF 5 V 1 Pin Capacitance Reset Trip Point in Stop Mode With BAT = 3.0V 4.0 With BAT = 3.3V 4.4 4.25 4.65 AC CHARACTERISTICS—EXPANDED BUS MODE TIMING SPECIFICATIONS (VCC = 5V ±10%, TA = 0˚C to +70˚C.) # PARAMETER SYMBOL MIN MAX UNITS 1 Oscillator Frequency 1/tCLK 1.0 16 (-16) MHz 2 ALE Pulse Width tALPW 2tCLK - 40 ns 3 Address Valid to ALE Low tAVALL tCLK - 40 ns 4 Address Hold After ALE Low tAVAAV tCLK - 35 ns 5 ALE Low to Valid Instruction In 6 ALE Low to PSEN Low tALLPSL tCLK - 25 ns 7 PSEN Pulse Width tPSPW 3tCLK - 35 ns 8 Low to Valid Instruction In 9 Input Instr. Hold after PSEN Going High tPSIV 10 Input Instr. Float after PSEN Going High tPSIX 11 Address Hold after PSEN Going High tPSAV 12 Address Valid to Valid Instruction In 13 PSEN 14 RD 15 WR 16 RD 17 Data Hold after RD High tRDHDV 18 Data Float after RD High tRDHDZ 2tCLK - 70 ns 19 ALE Low to Valid Data In tALLVD 8CLK - 150 ns PSEN At 12MHz At 16MHz At 12MHz At 16MHz At 12MHz At 16MHz 4tCLK - 150 tALLVI 4tCLK - 90 3tCLK - 150 tPSLVI 3tCLK - 90 0 ns ns tCLK - 20 tCLK - 8 ns ns 5tCLK - 150 tAVVI ns 5tCLK - 90 ns tPSLAZ 0 ns Pulse Width tRDPW 6tCLK - 100 ns Pulse Width tWRPW 6tCLK - 100 ns Low to Address Float Low to Valid Data In At 12MHz At 16MHz At 12MHz 10 of 22 5tCLK - 165 tRDLDV 5tCLK - 105 0 ns ns DS2251T AC CHARACTERISTICS—EXPANDED BUS MODE TIMING SPECIFICATIONS (continued) (VCC = 5V ±10%, TA = 0˚C to +70˚C.) # PARAMETER 19 ALE Low to Valid Data In 20 Valid Address to Valid Data In 21 ALE Low to RD or WR Low tALLRDL 3tCLK -50 22 Address Valid to RD or WR Low tAVRDL 4tCLK -130 ns 23 Data Valid to WR Going Low tDVWRL tCLK - 60 ns 24 Data Valid to WR High 25 Data Valid after WR High tWRHDV 26 RD Low to Address Float tRDLAZ 27 RD or WR High to ALE High tRDHALH SYMBOL MIN At 12MHz At 12MHz At 16MHz 8tCLK - 90 9tCLK - 165 tAVDV At 16MHz tDVWRH EXPANDED PROGRAM MEMORY READ CYCLE 11 of 22 UNITS 8CLK - 150 tALLVD At 16MHz At 12MHz MAX 9tCLK - 105 3tCLK + 50 7tCLK - 150 ns ns ns 7tCLK - 90 tCLK - 50 tCLK - 40 ns ns 0 ns tCLK + 50 ns DS2251T EXPANDED DATA MEMORY READ CYCLE 12 of 22 DS2251T EXPANDED DATA MEMORY WRITE CYCLE 13 of 22 DS2251T AC CHARACTERISTICS—EXTERNAL CLOCK DRIVE (VCC = 5V ±10%, TA = 0˚C to +70˚C.) # PARAMETER 28 External Clock High Time 29 External Clock Low Time 30 External Clock Rise Time 31 External Clock Fall Time SYMBOL At 12MHz At 16MHz At 12MHz At 16MHz tCLKHPW tCLKLPW At 12MHz At 16MHz At 12MHz At 16MHz EXTERNAL CLOCK TIMING 14 of 22 tCLKR tCLKF MIN MAX 20 UNITS ns 15 20 ns 15 20 15 20 15 ns ns DS2251T AC CHARACTERISTICS—POWER CYCLE TIMING (VCC = 5V ±10%, TA = 0˚C to +70˚C.) # PARAMETER SYMBOL MIN tF 130 32 Slew Rate from VCCMIN to 3.3V 33 Crystal Startup Time tCSU (Note 6) 34 Power-On Reset Delay tPOR 21,504 POWER CYCLE TIMING 15 of 22 MAX UNITS µs tCLK DS2251T AC CHARACTERISTICS—SERIAL PORT TIMING: MODE 0 (VCC = 5V ±10%, TA = 0˚C to +70˚C.) # PARAMETER SYMBOL MIN 35 Serial Port Cycle Time tSPCLK 12tCLK µs 36 Output Data Setup to Rising Clock Edge tDOCH 10tCLK - 133 ns 37 Output Data Hold after Rising Clock Edge tCHDO 2tCLK - 117 ns 38 Clock Rising Edge to Input Data Valid tCHDV 39 Input Data Hold after Rising Clock Edge tCHDIV SERIAL PORT TIMING: MODE 0 16 of 22 MAX 10tCLK - 133 0 UNITS ns ns DS2251T AC CHARACTERISTICS—PARALLEL PROGRAM LOAD TIMING (VCC = 5V ±10%, TA = 0˚C to +70˚C.) # PARAMETER SYMBOL MIN 41 Pulse Width of PE 3-4 tCEPW 4tCLK - 35 ns 45 Byte-wide Address Hold after PE 3-4 High During MOVX tCEHDA 4tCLK - 30 ns 46 Delay from Byte-wide Address Valid PE 3-4 Low During MOVX tCELDA 4tCLK - 35 ns 47 Byte-wide Data Setup to PE 3-4 High During MOVX (read) tDACEH 1tCLK + 40 ns 48 Byte-wide Data Hold after PE 3-4 High During MOVX (read) tCEHDV 10 ns 49 Byte-wide Address Valid to R/ W Active During MOVX (write) tAVRWL 3tCLK - 35 ns 50 Delay from R/ W Low to Valid Data Out During MOVX (write) tRWLDV 20 ns 51 Valid Data Out Hold Time from PE 3-4 High tCEHDV 1tCLK - 15 ns 52 Valid Data Out Hold Time from R/ W High tRWHDV 0 ns 53 Write Pulse Width (R/ W Low Time) tRWLPW 6tCLK - 20 ns BYTE-WIDE BUS TIMING 17 of 22 MAX UNITS DS2251T RPC AC CHARACTERISTICS—DBB READ (VCC = 5V ±10%, TA = 0˚C to +70˚C.) # PARAMETER SYMBOL MIN MAX UNITS 54 CS , A0 Setup to RD tAR 0 ns 55 CS , A0 Hold After RD tRA 0 ns 56 RD Pulse Width tRR 160 ns 57 CS , A0 to Data Out Delay tAD 58 RD to Data Out Delay tRD 59 RD to Data Float Delay tRDZ 0 130 ns 130 ns 85 ns MAX UNITS RPC AC CHARACTERISTICS—DBB WRITE (VCC = 5V ±10%, TA = 0˚C to +70˚C.) # PARAMETER SYMBOL MIN 60 CS , A0 Setup to WR tAW 0 ns 61A CS , Hold After WR tWA 0 ns 61B A0, Hold After WR tWA 20 ns 62 WR Pulse Width tWW 20 ns 63 Data Setup to WR tDW 130 ns 64 Data Hold After WR tWD 20 ns SYMBOL MIN to WR or RD tACC 0 ns or WR to DACK tCAC 0 ns to Data Valid tACD 0 AC CHARACTERISTICS—DMA (VCC = 5V ±10%, TA = 0˚C to +70˚C.) # PARAMETER 65 DACK 66 RD 67 DACK 68 RD tCRQ or WR to DRQ Cleared MAX UNITS 130 ns 110 ns MAX UNITS AC CHARACTERISTICS—PROG (VCC = 5V ±10%, TA = 0˚C to +70˚C.) # PARAMETER SYMBOL MIN 69 PROG Low to Active tPRA 48 CLKS 70 PROG High to Inactive tPRI 48 CLKS 18 of 22 DS2251T RPC TIMING MODE 16 RPC TIMING MODE 16 (continued) 19 of 22 DS2251T NOTES: 1. All voltages are referenced to ground. 2. Maximum operating ICC is measured with all output pins disconnected; XTAL1 driven with tCLKR, tCLKF=10ns, VIL = 0.5V; XTAL2 disconnected; RST = PORT0 = VCC. 3. Idle mode IIDLE is measured with all output pins disconnected; XTAL1 driven with tCLKR, tCLKF = 10ns, VIL = 0.5V; XTAL2 disconnected; PORT0 = VCC, RST = VSS. 4. Stop mode ISTOP is measured with all output pins disconnected; PORT0 = VCC; XTAL2 not connected; RST = XTAL1 = VSS. 5. Pin capacitance is measured with a test frequency—1MHz, TA = +25°C. 6. Crystal startup time is the time required to get the mass of the crystal into vibrational motion from the time that power is first applied to the circuit until the first clock pulse is produced by the on-chip oscillator. The user should check with the crystal vendor for a worst-case specification on this time. 7. PF pin operation is specified with VBAT ≥ 3.0V. 20 of 22 DS2251T PACKAGE DRAWING PKG INCHES DIM MIN MAX A 4.245 4.255 B 3.979 3.989 C 0.995 1.005 D 0.395 0.405 E 0.245 0.255 F 0.050 BSC G 0.075 0.085 H 0.245 0.255 I 1.750 BSC J 0.120 0.130 K 2.120 2.130 L 2.245 2.255 M 0.057 0.067 N - 0.275 O - 0.145 P 0.047 0.054 21 of 22 DS2251T DATA SHEET REVISION SUMMARY The following represent the key differences between 12/13/95 and 08/13/96 version of the DS2251T data sheet. Please review this summary carefully. 1. Change VCC slew rate definition to reference 3.3V instead of VLI. 2. Add minimum value to PCB thickness. The following represent the key differences between 08/15/96 and 05/29/97 version of the DS2251T data sheet. Please review this summary carefully. 1. PF signal moved from VOL2 test specification to VOL1. (PCND73001) The following represent the key differences between 05/28/97 and 11/08/99 version of the DS2251T data sheet. Please review this summary carefully. (PCN I80903) 1. Correct Absolute Maximum Ratings to reflect changes to DS5001FP microprocessor. 2. Add note clarifying that SRAM contents are not defined under storage temperature conditions. The following represent the key differences between 11/08/99 and 01/18/00 version of the DS2251T data sheet. Please review this summary carefully. 1. Document converted from interleaf to Microsoft Word. The following represent the key differences between 01/18/00 and 06/13/06 version of the DS2251T data sheet. Please review this summary carefully. 1. Updated reference in Features (High-Reliability Operation) to 10-year NV RAM data life to include room temperature caveat. 2. Added RoHS-compliant packages to Ordering Information table. 3. Replaced references to “Secure Microcontroller Data Book” with “Secure Microcontroller User’s Guide.” 22 of 22 Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2006 Maxim Integrated Products • Printed USA The Maxim logo is a registered trademark of Maxim Integrated Products, Inc. The Dallas logo is a registered trademark of Dallas Semiconductor Corporation.