0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
MAX4532EPP

MAX4532EPP

  • 厂商:

    AD(亚德诺)

  • 封装:

    DIP20

  • 描述:

    LOW-VOLTAGE ANALOG SWITCH

  • 数据手册
  • 价格&库存
MAX4532EPP 数据手册
19-1162; Rev 0a; 12/96 Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching The MAX4530/MAX4531/MAX4532 are low-voltage, CMOS analog ICs configured as an 8-channel multiplexer (mux) (MAX4530), two 4-channel muxes (MAX4531), and three single-pole/double-throw switches (MAX4532). These devices are pin compatible with the industry-standard 74HC4351/74HC4352/ 74HC4353. All devices have two complementary switch-enable inputs and address latching. The MAX4530/MAX4531/MAX4532 operate from a single supply of +2V to +12V, or from dual supplies of ±2V to ±6V. On-resistance (150Ω max) is matched between switches to 8Ω max. Each switch can handle rail-to-rail analog signals. Off-leakage current is only 1nA at TA = +25°C and 50nA at TA = +85°C. All digital inputs have 0.8V and 2.4V logic thresholds, ensuring both TTL- and CMOS-logic compatibility when using ±5V or a single +5V supply. ____________________________Features ♦ Pin Compatible with 74HC4351/74HC4352/74HC4353 ♦ ±2.0V to ±6V Dual Supplies +2.0V to +12V Single Supply ♦ 75Ω Signal Paths with ±5V Supplies 150Ω Signal Paths with +5V Supply ♦ Rail-to-Rail® Signal Handling ♦ tON and tOFF = 150ns and 120ns at ±4.5V ♦ 2kV ESD Protection per Method 3015.7 ♦ TTL/CMOS-Compatible Inputs ♦ Small, 20-Pin SSOP/SO/DIP Packages Ordering Information ________________________Applications Battery-Operated Equipment PART TEMP. RANGE Data Acquisition MAX4530CPP 0°C to +70°C 20 Plastic DIP Test Equipment MAX4530CWP 0°C to +70°C 20 SO MAX4530CAP 0°C to +70°C 20 SSOP MAX4530C/D 0°C to +70°C Dice* Avionics Networking PIN-PACKAGE Ordering Information continued at end of data sheet. *Contact factory for availability. ATE Equipment Audio-Signal Routing Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd. Pin Configurations TOP VIEW NO1 1 20 V+ NO0B 1 20 V+ NOB 1 20 V+ NO3 2 19 NO2 NO1B 2 19 NO1A NCB 2 19 COMB N.C. 3 18 NO4 N.C. 3 18 NO2A N.C. 3 18 COMC COM 4 17 NO0 COMB 4 17 COMA NOA 4 17 NOC NO7 5 16 NO6 NO3B 5 16 NO0A COMA 5 16 NCC NO5 6 15 ADDC NO2B 6 15 NO3A NCA 6 EN1 7 14 N.C. EN1 7 EN2 8 13 ADDB EN2 V- 9 12 ADDA GND 10 LOGIC MAX4530 11 LE NARROW DIP/WIDE SO N.C. = NOT CONNECTED 15 ADDC 14 N.C. EN1 7 8 13 ADDB EN2 8 13 ADDB V- 9 12 ADDA V- 9 12 ADDA GND 10 LOGIC MAX4531 11 LE NARROW DIP/WIDE SO GND 10 LOGIC MAX4532 14 N.C. 11 LE NARROW DIP/WIDE SO Truth Table appears at end of data sheet. ________________________________________________________________ Maxim Integrated Products For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com. 1 MAX4530/MAX4531/MAX4532 General Description MAX4530/MAX4531/MAX4532 Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching ABSOLUTE MAXIMUM RATINGS Voltages Referenced to VV+ .............................................................................-0.3 to +13V Voltage into Any Terminal (Note 1) .................-0.3 to (V+ + 0.3V) or ±20mA (whichever occurs first) Continuous Current into Any Terminal..............................±20mA Peak Current, NO, NC, or COM_ (pulsed at 1ms, 10% duty cycle)...................................±40mA ESD per Method 3015.7 ..................................................>2000V Continuous Power Dissipation (TA = +70°C) 20-Pin Plastic DIP (derate 11.11mW/°C above +70°C)................................................................889mW 20-Pin SO (derate 10.00mW/°C above +70°C).............800mW 20-Pin SSOP (derate 8.00mW/°C above +70°C) ..........640mW Operating Temperature Ranges MAX453_C_P .......................................................0°C to +70°C MAX453_E_P ....................................................-40°C to +85°C Storage Temperature Range .............................-65°C to +150°C Note 1: Voltages exceeding V+ or V- on any signal terminal are clamped by internal diodes. Limit forward-diode current to maximum current rating. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. ELECTRICAL CHARACTERISTICS—Dual Supplies (V+ = +5V ±10%, V- = -5V ±10%, GND = 0, VADD_H = VEN_H = V LE = 2.4V, VADD_L = VEN_L = 0.8V, TA = TMIN to TMAX, unless otherwise noted.) PARAMETER SYMBOL CONDITIONS MIN TYP MAX (Note 2) UNITS SWITCH Analog-Signal Range Channel On-Resistance On-Resistance Matching Between Channels (Note 4) VCOM, VNO, (Note 3) VNC_ RON INO = 2mA, VCOM = ±3.5V, V+ = +4.5V, V- = -4.5V TA = +25°C ∆RON INO = 2mA, VCOM = ±4.5V, V+ = +4.5V, V- = -4.5V TA = +25°C On-Resistance Flatness (Note 5) RFLAT(ON) NO-Off Leakage Current (Note 6) INO(OFF) COM-Off Leakage Current (Note 6) COM-On Leakage Current (Note 6) 2 V45 TA = TMIN to TMAX 75 100 1 TA = TMIN to TMAX 8 12 INO = 2mA; VCOM = -3V, 0V, +3V; TA = +25°C V+ = 5V; V- = -5V TA = TMIN to TMAX 4 10 13 TA = +25°C -1 TA = TMIN to TMAX -10 VCOM = ±4.5V, TA = +25°C MAX4530 VNO = ± 4.5V, TA = TMIN to TMAX V+ = 5.5V, V- = -5.5V -2 VNO = ±4.5V, VCOM = 4.5V, V+ = 5.5V, V- = -5.5V V+ 0.01 1 10 0.01 -100 Ω Ω Ω nA 2 100 ICOM(OFF) nA VCOM = ±4.5V, T = +25°C MAX4531/ A VNO = ± 4.5V, MAX4532 TA = TMIN to TMAX V+ = 5.5V, V- = -5.5V ICOM(ON) V VCOM = ±4.5V, V+ = 5.5V, V- = -5.5V MAX4530 TA = +25°C TA = TMIN to TMAX MAX4531 MAX4531/ TA = +25°C MAX4532 TA = TMIN to TMAX -1 0.01 -50 -2 50 0.01 -100 -1 1 2 100 0.01 -50 _______________________________________________________________________________________ 1 50 nA Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching (V+ = +5V ±10%, V- = -5V ±10%, GND = 0, VADD_H = VEN_H = V LE = 2.4V, VADD_L = VEN_L = 0.8V, TA = TMIN to TMAX, unless otherwise noted.) PARAMETER SYMBOL CONDITIONS MIN TYP MAX (Note 2) UNITS DIGITAL LOGIC INPUT Logic High Threshold VADD_H, VEN_H, V LE TA = TMIN to TMAX Logic Low Threshold VADD_L, VEN_L, V LE TA = TMIN to TMAX Input Current with Input Voltage High IADD_H, IEN_H, I LE Input Current with Input Voltage Low IADD_L, IEN_L, I LE 1.5 0.8 1.5 VADD_H = 2.4V, VADD_L = 0.8V -0.1 0.01 VADD_H = 2.4V, VADD_L = 0.8V -0.1 2.4 V V 0.1 µA 0.1 µA ±6 V SUPPLY Power-Supply Range V+, V- ±2.0 Positive Supply Current I+ VEN_ = VADD_ = V LE = 0V/V+, V+ = 5.5V, V- = -5.5V TA = +25°C Negative Supply Current I- VEN_ = VADD_ = V LE = 0V/V+, V+ = 5.5V, V- = -5.5V TA = +25°C -1 TA = TMIN to TMAX -10 IGND VEN_ = VADD_ = V LE = 0V/V+, V+ = 5.5V, V- = -5.5V TA = +25°C -1 1 TA = TMIN to TMAX -10 10 IGND Supply Current -1 TA = TMIN to TMAX -10 0.001 1 10 0.001 1 10 µA µA µA DYNAMIC Transition Time tTRANS Figure 1 tBBM Figure 3 Enable Turn-On Time tON(EN) Figure 2 Enable Turn-Off Time tOFF(EN) Figure 2 Setup Time, Channel Select to Latch Enable tS Figure 4 Hold Time, Latch Enable to Channel Select tH Figure 6 tMPW Figure 5 Break-Before-Make Interval Pulse Width, Latch Enable Charge Injection (Note 3) Q TA = +25°C 60 TA = TMIN to TMAX TA = +25°C 150 250 4 TA = +25°C 10 10 TA = TMIN to TMAX ns 150 250 TA = +25°C 40 TA = TMIN to TMAX 100 150 TA = +25°C 50 TA = TMIN to TMAX 60 TA = +25°C 0 TA = TMIN to TMAX 0 TA = +25°C 60 TA = TMIN to TMAX 70 ns ns ns ns ns ns CL = 1nF, VNO = 0V, Figure 6 TA = +25°C 1.5 5 pC Off Isolation (Note 7) VISO VEN2 = 0V, RL = 1kΩ, f = 1MHz TA = +25°C -65 dB Crosstalk Between Channels VCT V EN1 = 0V, VEN2 = 2.4V, f = 1MHz, VGEN = 1Vp-p, RL = 1kΩ TA = +25°C -92 dB _______________________________________________________________________________________ 3 MAX4530/MAX4531/MAX4532 ELECTRICAL CHARACTERISTICS—Dual Supplies (continued) MAX4530/MAX4531/MAX4532 Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching ELECTRICAL CHARACTERISTICS—Dual Supplies (continued) (V+ = +5V ±10%, V- = -5V ±10%, GND = 0, VADD_H = VEN_H = V LE = 2.4V, VADD_L = VEN_L = 0.8V, TA = TMIN to TMAX, unless otherwise noted.) PARAMETER SYMBOL Distortion, Total Harmonic THD Logic Input Capacitance CIN NO-Off Capacitance COM-Off Capacitance MIN CONDITIONS CONDITIONS TA = +25°C 0.025 f = 1MHz TA = +25°C 3 CNO(OFF) f = 1MHz, VEN = VCOM = 0V TA = +25°C 3 CCOM(OFF) f = 1MHz, VEN2 = VCOM = 0V MAX4530 COM-On Capacitance TYP MAX (Note 2) CCOM(ON) f = 1MHz, VEN1 = VCOM = 0V, VEN2 = 2.4V MAX4531 0/ 0 pF 15 9 TA = +25°C MAX4532 pF 6 MAX4530 MAX4531 UNITS 26 TA = +25°C pF 20 MAX4532 17 ELECTRICAL CHARACTERISTICS—Single +5V Supply (V+ = +5V ±10%, V- = 0, GND = 0, VADD_H = VEN_H = V LE = 2.4V, VADD_L = VEN_L = 0.8V, TA = TMIN to TMAX, unless otherwise noted.) PARAMETER SYMBOL MIN CONDITIONS TYP MAX (Note 2) UNITS SWITCH Analog Signal Range VCOM, VNO (Note 3) 0 RON INO = 1mA, VCOM = 3.5V, V+ = 4.5V On-Resistance Matching Between Channels (Notes 3, 4) ∆RON INO = 1mA, VCOM = 3.5V, V+ = 4.5V On-Resistance Flatness RFLAT INO = 1mA; VCOM = 3V, 2V, 1V; V+ = 5V INO(OFF) VNO = 4.5V; VCOM = 4.5V, 1V; V+ = 5.5V On-Resistance NO-Off Leakage Current (Note 8) COM-Off Leakage Current (Note 8) ICOM(OFF) VCOM = 4.5V, 1V; VNO = 1V, 4.5V; V+ = 5.5V MAX4530 MAX4531/ MAX4532 MAX4530 COM-On Leakage Current (Note 8) 4 ICOM(ON) MAX4531 MAX4531/ MAX4532 TA = +25°C V+ 80 TA = TMIN to TMAX 150 200 TA = +25°C 2 15 20 TA = +25°C Ω 10 TA = +25°C -1 1 TA = TMIN to TMAX -10 10 -2 2 -100 100 TA = +25°C -1 1 TA = TMIN to TMAX -50 50 TA = +25°C -2 2 TA = TMIN to TMAX TA = TMIN to TMAX Ω Ω TA = TMIN to TMAX TA = +25°C V -100 100 TA = +25°C -1 1 TA = TMIN to TMAX -50 50 _______________________________________________________________________________________ nA nA nA Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching (V+ = +5V ±10%, V- = 0, GND = 0, V ADD_H = V EN_H = V LE = 2.4V, V ADD_L = V EN_L = 0.8V, T A = T MIN to T MAX , unless otherwise noted.) PARAMETER SYMBOL MIN CONDITIONS TYP MAX (Note 2) UNITS DIGITAL LOGIC INPUT Logic-High Threshold VADD_H, VEN_H, V LE TA = TMIN to TMAX Logic-Low Threshold VADD_L, VEN_L, V LE TA = TMIN to TMAX Input Current with Input Voltage High IADD_H, IEN_H, I LE VH = 2.4V, VL = 0.8V -0.1 0.1 µA Input Current with Input Voltage Low IADD_L, IEN_L, I LE VH = 2.4V, VL = 0.8V -0.1 0.1 µA V 1.5 0.8 2.4 1.5 V V SUPPLY Power-Supply Range 2.0 12 -1.0 1.0 Positive Supply Current I+ VEN_ = VADD = V LE = 0V, V+; V+ = 5.5V; V- = 0V TA = +25°C TA = TMIN to TMAX -10 10 Negative Supply Current I- VEN_ = VADD = V LE = 0V, V+; V+ = 5.5V; V- = 0V TA = +25°C -1.0 1.0 TA = TMIN to TMAX -10 10 IGND VEN_ = VADD = V LE = 0V, V+; V+ = 5.5V; V- = 0V TA = +25°C -1.0 1.0 TA = TMIN to TMAX -10 10 IGND Supply Current µA µA µA DYNAMIC Transition Time tTRANS Break-Before-Make Interval tBBM Figure 1, VNO = 3V Figure 3 (Note 3) Enable Turn-On Time (Note 3) tON(EN) Figure 2 Enable Turn-Off Time (Note 3) tOFF(EN) Figure 3 Set-Up Time, Channel Select to Latch Enable tS Figure 7 Hold Time, Latch Enable to Channel Select tH Figure 7 tMPW Figure 7 Pulse Width, Latch Enable Charge Injection (Note 3) Q Figure 7, CL = 1nF, VNO = 0V TA = +25°C 90 TA = TMIN to TMAX TA = +25°C 10 TA = +25°C 20 250 100 TA = TMIN to TMAX 40 TA = TMIN to TMAX 200 100 125 TA = +25°C 50 TA = TMIN to TMAX 60 TA = +25°C 0 TA = TMIN to TMAX 0 TA = +25°C 60 TA = TMIN to TMAX 70 ns ns 250 TA = +25°C TA = +25°C 200 250 ns ns ns ns ns 1.5 5 pC _______________________________________________________________________________________ 5 MAX4530/MAX4531/MAX4532 ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued) MAX4530/MAX4531/MAX4532 Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching ELECTRICAL CHARACTERISTICS—Single +3V Supply (V+ = +5V ±10%, V- = 0, GND = 0, VADD_H = VEN_H = V LE = 2.4V, VADD_L = VEN_L = 0.8V, TA = TMIN to TMAX, unless otherwise noted.) MIN TYP MAX PARAMETER SYMBOL CONDITIONS (Note 2) SWITCH Analog Signal Range VANALOG (Note 3) 0 TA = +25°C V+ 220 500 UNITS V RON INO = 1mA, VCOM = 1.5V, V+ = 2.7V Transition Time (Note 3) tTRANS Figure 1, VIN = 2.4V, VNO1 = 1.5V, VNO8 = 0V TA = +25°C 150 350 ns Enable Turn-On Time (Note 3) tON(EN) Figure 3, VINH = 2.4V, VINL = 0V, VNO1 = 1.5V TA = +25°C 150 350 ns Enable Turn-Off Time (Note 3) tOFF(EN) Figure 3, VINH = 2.4V, VINL = 0V, VNO1 = 1.5V TA = +25°C 60 150 ns On-Resistance TA = TMIN to TMAX 600 Ω DYNAMIC Set-Up Time, Channel Select to Latch Enable) tS (Note 3) TA = +25°C 100 ns Hold Time, Latch Enable to Channel Select tH (Note 3) TA = +25°C 0 ns Pulse Width, Latch Enable tMPW (Note 3) TA = +25°C 120 ns Note 2: The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet. Note 3: Guaranteed by design. Note 4: ∆RON = RON(max) - RON(min). Note 5: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges, i.e., VNO = 3V to 0V and 0V to -3V. Note 6: Leakage parameters are 100% tested at maximum-rated hot-operating temperature, and guaranteed by correlation at TA = +25°C. Note 7: Worst-case isolation is on channel 4 because of its proximity to the COM pin. Off isolation = 20log VCOM / VNO, VCOM = output, VNO = input to off switch. Note 8: Leakage testing at single supply is guaranteed by correlation testing with dual supplies. 6 _______________________________________________________________________________________ Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching ON-RESISTANCE vs. VCOM AND TEMPERATURE (DUAL SUPPLIES) V± = ±2.4V 100 V- = 0V V+ = 2.4V 200 50 V± = ±5V 40 30 V± = ±6V 80 TA = +125°C 70 TA = +85°C 60 TA = +25°C V+ = 3V RON (Ω) V± = ±3V 60 RON (Ω) 150 V+ = 5V 100 V+ = 10V 50 20 10 40 0 30 50 TA = -55°C V+ = 12V 2 4 6 0 1 2 VCOM (V) ON-RESISTANCE vs. VCOM AND TEMPERATURE (SINGLE SUPPLY) OFF-LEAKAGE vs. TEMPERATURE V+ = 5V V- = 0V 160 -5 -4 -3 -2 -1 1000 TA = +125°C 3 4 2 0 5 4 6 10 8 12 14 16 VCOM (V) CHARGE INJECTION vs. VCOM 5 V+ = 5.5V V- = -5.5V MAX4530/1/2-06 0 VCOM (V) MAX4530/1/2-05 180 -2 -4 MAX4530/1/2-04 -6 0 TA = +85°C 120 TA = +25°C 100 80 TA = -55°C Qj (pC) OFF-LEAKAGE (pA) 100 140 10 0 V+ = 5V V- = 0V V+ = 5V V- = -5V 1 60 40 -5 0.1 3 2 4 5 -50 -25 VCOM (V) 0 25 50 75 TEMPERATURE (°C) SUPPLY CURRENT vs. TEMPERATURE 0 1 2 3 4 5 VCOM (V) FREQUENCY RESPONSE V+ = 5V V- = -5V VEN = VA = 0V, 5V MAX4530/1/2-08 -10 I- 180 140 INSERTION LOSS -20 -30 I+ 1 -5 -4 -3 -2 -1 125 0 MAX4530/1/2-07 10 100 100 OFF ISOLATION 60 ON PHASE -40 20 -50 -20 -60 -60 -70 -100 PHASE (DEGREES) 1 I+, I- (nA) 0 LOSS (dB) RON (Ω) 250 90 70 RON (Ω) V+ = 5V V- = -5V MAX4530/1/2-03 90 80 110 MAX4530/1/2-01 100 ON-RESISTANCE vs. VCOM (SINGLE SUPPLY) MAX4530/1/2-02 ON-RESISTANCE vs. VCOM (DUAL SUPPLIES) -140 -80 50Ω IN/OUT -180 -90 0.1 -50 -25 0 25 50 75 TEMPERATURE (°C) 100 125 0.1 1 10 100 1000 FREQUENCY (MHz) _______________________________________________________________________________________ 7 MAX4530/MAX4531/MAX4532 __________________________________________Typical Operating Characteristics (TA = +25°C, unless otherwise noted.) MAX4530/MAX4531/MAX4532 Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching ______________________________________________________________Pin Description PIN NAME FUNCTION MAX4530 MAX4531 MAX4532 1, 2, 5, 6, 16, 17, 18, 19 — — NO0–NO7 — 1, 2, 5, 6 — NO0B–NO3B — — 1 NOB Analog Switch “B” Normally Open Input Analog Switch Inputs 0–7 Analog Switch “B” Inputs 0–3 — — 2 NCB Analog Switch “B” Normally Closed Input 3, 14 3, 14 3, 14 N.C. Not Internally Connected 4 — — COM Analog Switch Common — 4 19 COMB — — 4 NOA — 17 5 COMA — — 6 NCA Analog Switch “A” Normally Closed Input 7 7 7 EN1 Enable Logic Input #1 (see Truth Table). 8 8 8 EN2 Enable Logic Input #2 (see Truth Table). 9 9 9 V- Negative Analog Supply Voltage Input. Connect to GND for single supply operation. 10 10 10 GND Negative Digital Supply Voltage Input. Connect to digital ground. (Analog signals have no ground 11 11 11 LE 12 12 12 ADDA Address “A” Logic Input (see Truth Table). 13 13 13 ADDB Address “B” Logic Input (see Truth Table). 15 — 15 ADDC Address “C” Logic Input (see Truth Table). — 15, 16, 18, 19 — NO0A–NO3A — — 16 NCC Analog Switch “C” Normally Closed Input — — 17 NOC Analog Switch “C” Normally Open Input — — 18 COMC 20 20 20 V+ Analog Switch “B” Common Analog Switch “A” Normally Open Input Analog Switch “A” Common Address Latch Logic Input (see Truth Table). Analog Switch “A” Inputs 0–3 Analog Switch “C” Common Positive Analog and Digital Supply-Voltage Input NO_, NC_, and COM_ pins are identical and interchangeable. Either may be considered as an input or output; signals pass equally well in both directions. 8 _______________________________________________________________________________________ Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching Power-Supply Considerations Overview The MAX4530/MAX4531/MAX4532 construction is typical of most CMOS analog switches. They have three supply pins: V+, V-, and GND. V+ and V- drive the internal CMOS switches and set the limits of the analog voltage on any switch. Reverse ESD-protection diodes are internally connected between each analog-signal pin and both V+ and V-. One of these diodes conducts if any analog signal exceeds V+ or V-. During normal operation, these and other reverse-biased ESD diodes leak, forming the only current drawn from V+ or V-. Virtually all of the analog leakage current comes from the ESD diodes. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse-biased differently. Each is biased by either V+ or V- and the analog signal. This means their leakages vary as the signal varies. The difference in the two diode leakages to the V+ and Vpins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. For this reason, both sides of a given switch can show leakage currents of either the same or opposite polarity. The analog-signal paths and GND are not connected. V+ and GND power the internal logic and logic-level translators, and set both the input and output logic limits. The logic-level translators convert the logic levels into switched V+ and V- signals to drive the analog signals’ gates. This drive signal is the only connection between the logic supplies and signals and the analog supplies. V+ and V- have ESD-protection diodes to GND. The logic-level thresholds are TTL/CMOS compatible when V+ = +5V. As V+ rises, the threshold increases slightly, so when V+ reaches +12V, the threshold is about 3.1V—above the TTL guaranteed, high-level minimum of 2.8V, but still compatible with CMOS outputs. Bipolar Supplies The MAX4530/MAX4531/MAX4532 operate with bipolar supplies between ±2.0V and ±6V. The V+ and V- supplies need not be symmetrical, but their sum cannot exceed the +13V absolute maximum rating. Single Supply The MAX4530/MAX4531/MAX4532 operate from a single supply between +2V and +12V when V- is connected to GND. All of the bipolar precautions must be observed. At room temperature, they actually work with a single supply at, near, or below +1.7V, although as supply voltage decreases, switch on-resistance and switching times become very high. High-Frequency Performance In 50Ω systems, signal response is reasonably flat up to 50MHz (see Typical Operating Characteristics). Above 20MHz, the on response has several minor peaks that are highly layout-dependent. The problem is not in turning the switch on, but in turning it off. The offstate switch acts like a capacitor and passes higher frequencies with less attenuation. At 10MHz, off isolation is about -65dB in 50Ω systems, becoming worse (approximately 20dB per decade) as frequency increases. Higher circuit impedances also make off isolation worse. Adjacent channel attenuation is about 3dB above that of a bare IC socket, and is due entirely to capacitive coupling. _______________________________________________________________________________________ 9 MAX4530/MAX4531/MAX4532 __________Applications Information MAX4530/MAX4531/MAX4532 Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching ______________________________________________Test Circuits/Timing Diagrams V+ VADD_ 50Ω LE V+ V+ ADDC NO0 ADDB NO1–NO6 ADDA NO7 +3V 50% VADD_ 0 -3V COM VNO0 VOUT 90% MAX4530 V+ 300Ω EN2 EN1 35pF VOUT 0 90% V- GND VNO7 V- tTRANS tTRANS V+ VADD_ 50Ω LE V+ V+ ADDA NO0 ADDB NO1_, NO2_ NO3_ MAX4531 V+ +3V 0 -3V COM EN1 GND VNO0 VOUT 300Ω EN2 50% VADD_ 35pF 90% VOUT 0 90% VVNO3 V- tTRANS tTRANS V+ VADD_ LE V+ V+ NO_ ADD_ +3V 50% VADD_ 0 50Ω NC_ MAX4532 V+ COM GND VNC_ VOUT 300Ω EN2 EN1 -3V 35pF 90% VOUT 0 90% VVNO_ V- tTRANS Figure 1. Address Transition Time 10 ______________________________________________________________________________________ tTRANS Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching V+ V+ V+ LE +3V NO0 ADDC 0 NO1–NO7 ADDB 50% VEN1 ADDA MAX4530 VEN1 COM 300Ω EN1 V+ 50Ω EN2 GND VNO0 VOUT 35pF 90% VOUT 90% V0 V- tON tOFF V+ LE +3V NO0_ MAX4531 0 COM_ 300Ω 50Ω EN2 GND VNO0 VOUT EN1 V+ 50% VEN1 NO1_, N02_, NO3_ ADDB VEN1 V+ V+ ADDA 35pF 90% VOUT 90% V0 V- tON tOFF V+ LE V+ V+ NO_ ADD_ NC_ MAX4532 VEN1 EN2 COM_ VNC_ VOUT 300Ω GND 0 +3V EN1 V+ 50% VEN1 35pF 90% VOUT 90% V- 50Ω 0 V- tON tOFF V- = 0V FOR SINGLE-SUPPLY OPERATION. REPEAT TEST FOR EACH SECTION. REPEAT TEST FOR EN2, WITH PULSE INVERTED AND EN1 CONNECTED TO GND. Figure 2. Enable Switching Time ______________________________________________________________________________________ 11 MAX4530/MAX4531/MAX4532 _________________________________Test Circuits/Timing Diagrams (continued) MAX4530/MAX4531/MAX4532 Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching _________________________________Test Circuits/Timing Diagrams (continued) V+ VADD_ LE V+ ADDC 50Ω NO0–NO7 ADDB +3V ADDA MAX4530 V+ COM VOUT 300Ω EN2 EN1 35pF V- GND VV+ VADD_ LE V+ VADD_ ADDA 50Ω NO0_–NO3_ ADDB t F < 20ns t R < 20ns V+ MAX4531 +3V COM_ 50% 0 VNO_ VOUT 90% VOUT V+ 300Ω EN2 EN1 GND 35pF V0 V- tBBM V+ VADD_ LE V+ NO_, NC_ ADD_ +3V 50Ω MAX4532 V+ COM 300Ω EN2 EN1 VOUT GND 35pF VV- V- = 0V FOR SINGLE-SUPPLY OPERATION. REPEAT TEST FOR EACH SECTION. Figure 3. Break-Before-Make Interval 12 ______________________________________________________________________________________ Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching V+ LE V+ V+ NO_ ADDC CHANNEL SELECT VEN1 VNO = 0V 0 ADDB ADDA VEN1 V+ EN1 MAX4530 MAX4531 MAX4532 EN2 GND 50Ω VOUT COM C L = 1000pF ∆VOUT VOUT V∆VOUT IS THE MEASURED VOLTAGE DUE TO CHARGE-TRANSFER ERROR Q WHEN THE CHANNEL TURNS OFF. VV- = 0 FOR SINGLE-SUPPLY OPERATION. REPEAT TEST FOR EACH SECTION. Q = ∆VOUT x CL Figure 4. Charge Injection V+ LE V+ NO_ ADDC NETWORK ANALYZER VIN 50Ω CHANNEL SELECT OFF ISOLATION = 20log VOUT VIN ON LOSS = 20log VOUT VIN CROSSTALK = 20log VOUT VIN 50Ω ADDB ADDA V+ EN2 EN1 MAX4530 MAX4531 MAX4532 MEASUREMENT VOUT 50Ω V- GND 10nF REF COM_ 50Ω V- MEASUREMENTS ARE STANDARDIZED AGAINST SHORT AT SOCKET TERMINALS. OFF ISOLATION IS MEASURED BETWEEN COM_ AND OFF NO_ TERMINAL ON EACH SWITCH. ON LOSS IS MEASURED BETWEEN COM_ AND ON TERMINAL ON EACH SWITCH. CROSSTALK (MAX4531/MAX4532 IS MEASURED FROM ONE CHANNEL (A, B, C) TO ALL OTHER CHANNELS. SIGNAL DIRECTION THROUGH SWITCH IS REVERSED; WORST VALUES ARE RECORDED. Figure 5. Off Isolation, On Loss, and Crosstalk V+ LE V+ ADDC CHANNEL SELECT ADDB ADDA V+ EN2 EN1 MAX4530 MAX4531 MAX4532 GND NO_ NO_ COM 1MHz CAPACITANCE ANALYZER VV- Figure 6. NO/COM Capacitance ______________________________________________________________________________________ 13 MAX4530/MAX4531/MAX4532 _________________________________Test Circuits/Timing Diagrams (continued) MAX4530/MAX4531/MAX4532 Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching _________________________________Test Circuits/Timing Diagrams (continued) V+ EN2 VADD_ V+ ADDC NO1–NO7 +3V ADDB 50Ω NO0 ADDA MAX4530 VLE LE COM 50Ω GND EN1 V- VOUT 300Ω 35pF V- V+ t MPW 3V EN2 VADD_ VLE V+ ADDA NO1_, NO2_, NO3_ tH ADDB 50Ω VADD_ MAX4531 LE COM_ 50Ω GND EN1 V- tH tS 3V NO0_ VLE 50% 0 +3V 300Ω 50% 0 VOUT t ON, t OFF 3V 35pF VOUT V0 V+ EN2 VADD_ V+ ADD_ NO_ 50Ω NC_ VLE LE MAX4532 COM_ 50Ω EN1 GND +3V V- VOUT 300Ω 35pF V- V- = 0V FOR SINGLE-SUPPLY OPERATION. REPEAT TEST FOR EACH SECTION. Figure 7. Setup and Hold Times, Minimum LE Width 14 ______________________________________________________________________________________ 90% Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching LE EN2 ADDRESS BITS EN1 ON SWITCHES ADDC* ADDB ADDA MAX4530 MAX4531 MAX4532 0 1 0 X X X Last address Last address Last address X 0 X X X X All switches open All switches open All switches open X X 1 X X X All switches open All switches open All switches open 1 1 0 0 0 0 COM–NO0 COMA–NO0A, COMB–NO0B COMA–NCA, COMB–NCB, COMC–NCC 1 1 0 0 0 1 COM–NO1 COMA–NO1A, COMB–NO1B COMA–NOA, COMB–NCB, COMC–NCC 1 1 0 0 1 0 COM–NO2 COMA–NO2A, COMB–NO2B COMA–NCA, COMB–NOB, COMC–NCC 1 1 0 0 1 1 COM–NO3 COMA–NO3A, COMB–NO3B COMA–NOA, COMB–NOB, COMC–NCC 1 1 0 1 0 0 COM–NO4 COMA–NO0A, COMB–NO0B COMA–NCA, COMB–NCB, COMC–NOC 1 1 0 1 0 1 COM–NO5 COMA–NO1A, COMB–NO1B COMA–NOA, COMB–NCB, COMC–NOC 1 1 0 1 1 0 COM–NO6 COMA–NO2A, COMB–NO2B 1 1 0 1 1 1 COM–NO7 COMA–NO3A, COMB–NO3B COMA–NCA, COMB–NOB, COMC–NOC COMA–NOA, COMB–NOB, COMC–NOC X = Don’t Care *ADDC not present on MAX4531. Note: NO_ and COM_ pins are identical and interchangeable. Either may be considered an input or an output; signals pass equally well in either direction. LE is independent of EN1 and EN2. ______________________________________________________________________________________ 15 MAX4530/MAX4531/MAX4532 ___________________________________________Truth Table/Switch Programming MAX4530/MAX4531/MAX4532 Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching ___________________________________________Ordering Information (continued) PART TEMP. RANGE PIN-PACKAGE MAX4530EPP -40°C to +85°C 20 Plastic DIP MAX4532CPP PART TEMP. RANGE 0°C to +70°C PIN-PACKAGE 20 Plastic DIP MAX4530EWP -40°C to +85°C 20 SO MAX4532CWP 0°C to +70°C 20 SO MAX4530EAP -40°C to +85°C 20 SSOP MAX4532CAP 0°C to +70°C 20 SSOP MAX4531CPP 0°C to +70°C 20 Plastic DIP MAX4532C/D 0°C to +70°C Dice* MAX4531CWP 0°C to +70°C 20 SO MAX4532EPP -40°C to +85°C 20 Plastic DIP MAX4531CAP 0°C to +70°C 20 SSOP MAX4532EWP -40°C to +85°C 20 SO MAX4531C/D 0°C to +70°C Dice* MAX4532EAP -40°C to +85°C 20 SSOP MAX4531EPP -40°C to +85°C 20 Plastic DIP MAX4531EWP -40°C to +85°C 20 SO MAX4531EAP -40°C to +85°C 20 SSOP *Contact factory for availability. __________________________________________________________Chip Topographies MAX4530/MAX4532 MAX4531 V+ NO3 (NCB) NO1 (NOB) V+ NO2B NO2 (COMB) NO0B NO2A NO4 (COMC) COM (NOA) NO1A COMB N.C. NO7 (COMA) COMA NO0 (NOC) NO5 (NCA) NO6 (NCC) 0.081" (2.06mm) NO3B NO0A NO1B NO3A ADDC EN1 ADDB EN2 0.081" (2.06mm) ADDB EN1 N.C. EN2 V- GND LE ADDA V- GND LE ADDA 0.053" (1.35mm) 0.053" (1.35mm) ( ) ARE FOR MAX4532 TRANSISTOR COUNT: 255 SUBSTRATE CONNECTED TO V+ Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 16 __________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600 © 1996 Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products.
MAX4532EPP 价格&库存

很抱歉,暂时无法提供与“MAX4532EPP”相匹配的价格&库存,您可以联系我们找货

免费人工找货