19-3782; Rev 1; 1/06
ON KIT
EVALUATI
AVAILABLE
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
Features
♦ Automatic Level Control—Protects Speakers
The MAX9756/MAX9757/MAX9758 combine dual, 2.3W,
bridge tied load (BTL) stereo audio power amplifiers and
a DirectDriveTM headphone amplifier in a single device.
These devices feature single-supply voltage operation,
shutdown mode, logic-selectable gain, a headphone
sense input, a 31-step analog volume control, and industry-leading click-and-pop suppression. The headphone
amplifier uses Maxim’s DirectDrive architecture that produces a ground-referenced output from a single supply,
eliminating the need for large DC-blocking capacitors.
The MAX9756/MAX9757 feature automatic level control
(ALC) that automatically limits output power to the speaker in the event of an overpowered output.
The MAX9756/MAX9758s’ 150mA internal linear regulator provides a complete solution for DAC- or CODECbased designs.
The MAX9756/MAX9757/MAX9758 are offered in spacesaving, thermally efficient 32-pin (5mm x 5mm x 0.8mm)
and 36-pin thin QFN (6mm x 6mm x 0.8mm) packages.
All devices are specified over the extended -40°C to
+85°C temperature range.
♦ Analog Volume Control
♦ 120mW DirectDrive Headphone Amplifiers (16Ω)
♦ 150mA Adjustable LDO
♦ Class AB, 2.3W, Stereo BTL Speaker Amplifiers
(3Ω)
♦ High 95dB PSRR
♦ Low-Power Shutdown Mode
♦ Industry-Leading Click-and-Pop Suppression
♦ Short-Circuit and Thermal Protection
♦ Beep Input
Ordering Information
PART
Applications
Notebook PCs
Tablet PCs
Portable DVD
Players
ALC
LDO
PIN-PACKAGE
36 Thin QFN-EP*
MAX9756ETX+
√
√
MAX9757ETJ+
√
—
32 Thin QFN-EP*
MAX9758ETJ+
—
√
32 Thin QFN-EP*
Note: All devices specified for -40°C to +85°C operating
temperature range.
+Denotes lead-free package.
*EP = Exposed paddle.
Flat-Panel TVs
PC Displays
LCD Projectors
Portable Audio
Simplified Block Diagrams
SINGLE SUPPLY 4.5V TO 5.5V
SINGLE SUPPLY 4.5V TO 5.5V
ALC
ALC
ALC
ALC
SINGLE SUPPLY 4.5V TO 5.5V
VOL
VOL
VOL
BEEP
BEEP
BEEP
HPS
HPS
HPS
LDO
MAX9756
1.2V TO 5V
LDO
MAX9757
1.2V TO 5V
MAX9758
________________________________________________________________ Maxim Integrated Products
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
1
MAX9756/MAX9757/MAX9758
General Description
MAX9756/MAX9757/MAX9758
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
ABSOLUTE MAXIMUM RATINGS
Continuous Input Current (all other pins) .........................±20mA
Continuous Power Dissipation (TA = +70°C, single-layer board)
32-Pin Thin QFN (derate 18.6mW/°C above +70°C).....1490mW
36-Pin Thin QFN (derate 20.4mW/°C above +70°C).....1633mW
Continuous Power Dissipation (TA =+70°C, multilayer board)
32-Pin Thin QFN (derate 24.9mW/°C above +70°C).....1990mW
36-Pin Thin QFN (derate 27.7mW/°C above +70°C).....2180mW
Junction Temperature .....................................................+150°C
Operating Temperature Range ...........................-40°C to +85°C
Storage Temperature Range .............................-65°C to +150°C
Lead Temperature (soldering, 10s) .................................+300°C
Supply Voltage (VDD, PVDD, HPVDD, CPVDD, IN to GND) ....+6V
PGND, CPGND to GND ......................................................±0.3V
CPVSS, C1N, VSS to GND......................................-6.0V to +0.3V
HP_ to GND ...........................................................................±3V
Any Other Pin .............................................-0.3V to (VDD + 0.3V)
Duration of OUT_ Short Circuit to GND or PVDD ........Continuous
Duration of OUT_+ Short Circuit to OUT_- .................Continuous
Duration of HP_ Short Circuit to GND,
VSS, or HPVDD .........................................................Continuous
Duration of OUT Short Circuit to GND........................Continuous
Continuous Current (PVDD, OUT_, PGND) ...........................1.7A
Continuous Current (CPVDD, C1N, CPGND, C1P, CPVSS,
VSS, HPVDD, HP_, IN, OUT) .............................................0.85A
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(VDD = PVDD = HPVDD = CPVDD = IN = +5.0V, GND = PGND = CPGND = 0, SHDN = VDD, REGEN = VDD, DR = SET = GND, CBIAS
= 1µF, CPVSS = 1µF, C1 = C2 = 1µF, PREF = unconnected, speaker loads terminated between OUT_+ and OUT_-, headphone load
terminated between HP_ and GND, GAIN1 = GAIN2 = GAIN3 = VOL = 0 (AV(SP) = 15dB, AV(HP) = 0dB), TA = -40°C to +85°C, unless
otherwise noted. Typical values are at TA = +25°C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
4.5
5.5
V
3.0
5.5
V
GENERAL
Supply Voltage Range
Headphone Supply Voltage
VDD, PVDD Inferred from PSRR test
HPVDD
Quiescent Supply Current
IDD
Shutdown Supply Current
ISHDN
Bias Voltage
VBIAS
Inferred from PSRR test
IDD = IVDD +
IHPVDD + ICPVDD
HPS = GND, speaker
mode, RL = ∞
HPS = 5V, headphone
mode, RL = ∞
2.2
tSW
Gain or input switching
Input Resistance
RIN
INL and INR
Turn-On Time
tSON
29
7
13
mA
SHDN = REGEN = GND
Switching Time
14
0.2
5
µA
2.43
2.65
V
30
kΩ
10
10
20
µs
25
ms
SPEAKER AMPLIFIERS (HPS = GND)
Output Offset Voltage
Power-Supply Rejection Ratio
(Note 2)
Output Power (Note 3)
Total Harmonic Distortion Plus
Noise
Signal-to-Noise Ratio
2
VOS
Measured between OUT_+ and OUT_-,
TA = +25°C
PVDD = 4.5V to 5.5V, TA = +25°C
PSRR
POUT
THD+N
SNR
±0.4
75
f = 1kHz, VRIPPLE = 200mVP-P
83
68
RL = 8Ω
0.9
mV
95
f = 10kHz, VRIPPLE = 200mVP-P
THD+N = 1%, f = 1kHz
(TA = +25°C)
±15
dB
1.3
RL = 4Ω
2.0
RL = 3Ω
2.3
RL = 8Ω, BTL POUT = 1W, f = 1kHz
0.009
RL = 4Ω, BTL POUT = 1W, f = 1kHz
0.015
RL = 8Ω, BTL POUT = 1W, BW = 22Hz to
22kHz, unweighted
92
RL = 8Ω, BTL POUT = 1W, A weighted
95
_______________________________________________________________________________________
W
%
dB
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
(VDD = PVDD = HPVDD = CPVDD = IN = +5.0V, GND = PGND = CPGND = 0, SHDN = VDD, REGEN = VDD, DR = SET = GND, CBIAS
= 1µF, CPVSS = 1µF, C1 = C2 = 1µF, PREF = unconnected, speaker loads terminated between OUT_+ and OUT_-, headphone load
terminated between HP_ and GND, GAIN1 = GAIN2 = GAIN3 = VOL = 0 (AV(SP) = 15dB, AV(HP) = 0dB), TA = -40°C to +85°C, unless
otherwise noted. Typical values are at TA = +25°C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Noise
Vn
BW = 22Hz to 22kHz, unweighted,
measured at output, input at AC GND
Capacitive-Load Drive
CL
No sustained oscillations
L to R, R to L, f = 10kHz
80
dB
SR
Measured between OUT_+ and OUT_-
1.3
V/µs
GAIN3 = 0
GAIN2 = 0
GAIN1 = 0
15
GAIN3 = 0
GAIN2 = 0
GAIN1 = 1
16.5
GAIN3 = 0
GAIN2 = 1
GAIN1 = 0
18
AVMAX
GAIN3 = 0
GAIN2 = 1
GAIN1 = 1
19.5
(SPKR)
GAIN3 = 1
GAIN2 = 0
GAIN1 = 0
21
GAIN3 = 1
GAIN2 = 0
GAIN1 = 1
22.5
Crosstalk
Slew Rate
Gain (Maximum Volume Settings)
(Note 4)
Click-and-Pop Level
KCP
71
µVRMS
200
pF
GAIN3 = 1
GAIN2 = 1
GAIN1 = 0
24.0
GAIN3 = 1
GAIN2 = 1
GAIN1 = 1
25.5
Into
shutdown
Out of
shutdown
Peak voltage, 32
samples/second,
A weighted (Note 5)
dB
65
dBV
38.5
HEADPHONE AMPLIFIERS (HPS = VDD)
Output Offset Voltage
Power-Supply Rejection Ratio
(Note 2)
VOS(HP)
TA = +25°C
±2
HPVDD = 3V to 5.5V, TA = +25°C
PSRR
70
f = 1kHz, VRIPPLE = 200mVP-P
72
f = 10kHz, VRIPPLE = 200mVP-P
Output Power (Note 3)
Total Harmonic Distortion Plus
Noise
Signal-to-Noise Ratio
POUT
THD+N
SNR
THD+N = 1%, f = 1kHz
(TA = +25°C)
RL = 32Ω
RL = 16Ω
±7
mV
90
dB
70
40
68
130
RL = 32Ω, VOUT = 1VRMS, f = 1kHz
0.02
RL = 16Ω, VOUT = 1VRMS, f = 1kHz
0.04
RL = 32Ω, BTL POUT = 65mW,
BW = 22Hz to 22kHz, unweighted
97
RL = 32Ω, BTL POUT = 65W,
BW = 22Hz to 22kHz, A weighted
100
mW
%
dB
Noise
Vn
BW = 22Hz to 22kHz
20.4
Capacitive-Load Drive
CL
No sustained oscillations
200
pF
L to R, R to L, f = 10kHz
60
dB
1.4
V/µs
Crosstalk
Slew Rate
SR
Gain (Maximum Volume Settings)
(Note 6)
Click-and-Pop Level
AVMAX(HP)
KCP
GAIN2 = 0, HPS = 1
0
GAIN2 = 1, HPS = 1
3.0
Peak voltage, 32
samples/second,
A weighted (Note 4)
Into shutdown
62
Out of shutdown
50
µVRMS
dB
dBV
_______________________________________________________________________________________
3
MAX9756/MAX9757/MAX9758
ELECTRICAL CHARACTERISTICS (continued)
MAX9756/MAX9757/MAX9758
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
ELECTRICAL CHARACTERISTICS (continued)
(VDD = PVDD = HPVDD = CPVDD = IN = +5.0V, GND = PGND = CPGND = 0, SHDN = VDD, REGEN = VDD, DR = SET = GND, CBIAS
= 1µF, CPVSS = 1µF, C1 = C2 = 1µF, PREF = unconnected, speaker loads terminated between OUT_+ and OUT_-, headphone load
terminated between HP_ and GND, GAIN1 = GAIN2 = GAIN3 = VOL = 0 (AV(SP) = 15dB, AV(HP) = 0dB), TA = -40°C to +85°C, unless
otherwise noted. Typical values are at TA = +25°C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
500
550
600
kHz
CHARGE PUMP
Charge-Pump Frequency
fOSC
VOLUME CONTROL
VOL Input Impedance
RVOL
VOL Input Hysteresis
Full Mute Voltage
(Note 7)
Full Mute Attenuation
Input Impedance
RVOL_
Channel Matching
100
MΩ
10
mV
0.858 x
HPVDD
V
fIN = 1kHz
-85
dB
Any gain setting
100
MΩ
AV = +15dB to 0dB
±0.2
AV = -2dB to -20dB
±0.3
AV = -22dB to -56dB
±1.0
dB
BEEP INPUT
Beep Signal Amplitude Threshold
TA = +25°C, RB = 47kΩ (see BEEP Input
section)
0.3
V
Beep Signal Frequency
Threshold
TA = +25°C
300
Hz
AUTOMATIC LEVEL CONTROL SPEAKER AMPLIFIER (MAX9756/MAX9757)
PREF Threshold Accuracy
RPREF = 180kΩ
5
Maximum Gain Compression
6.0
8.1
%
6.3
dB
Attack Time
CT = 1µF (Note 8)
15
ms
Hold Time
Time between attack and release phases
50
ms
Release Time (Note 9)
CT = 1µF,
release from
6dB
0V < VDR < (0.3V x VDD)
30
0.4V < VDR < (0.6V x VDD)
9.5
0.8V < VDR < VDD
s
3
DR INPUT (TRI-STATE INPUT)
DR Input Voltage High
VDRH
0.8 x
VDD
VDD
V
DR Input Voltage Middle
VDRM
0.4 x
VDD
0.6 x
VDD
V
DR Input Voltage Low
VDRL
0
0.3 x
VDD
V
±1
µA
0V ≤ VDR ≤ VDD
Input Leakage Current
LOGIC INPUTS (GAIN_, SHDN, REGEN)
Input High Voltage
VIH
Input Low Voltage
VIL
0.8
V
Input Leakage Current
IIN
±1
µA
4
2
_______________________________________________________________________________________
V
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
(VDD = PVDD = HPVDD = CPVDD = IN = +5.0V, GND = PGND = CPGND = 0, SHDN = VDD, REGEN = VDD, DR = SET = GND, CBIAS
= 1µF, CPVSS = 1µF, C1 = C2 = 1µF, PREF = unconnected, speaker loads terminated between OUT_+ and OUT_-, headphone load
terminated between HP_ and GND, GAIN1 = GAIN2 = GAIN3 = VOL = 0 (AV(SP) = 15dB, AV(HP) = 0dB), TA = -40°C to +85°C, unless
otherwise noted. Typical values are at TA = +25°C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
0.8
V
LOGIC INPUT HEADPHONE (HPS)
Input High Voltage
VIH
Input Low Voltage
VIL
2
HPS Pullup Current
V
35
µA
LOW-DROPOUT LINEAR REGULATOR
Input Voltage Range
Supply (Ground) Current
Shutdown Current
VIN
IQ
ISHDN
Output Current
Inferred from line regulation
3.5
100
IOUT = 150mA
350
REGEN = 0V
0.1
IOUT
Fixed Output Voltage Accuracy
Dropout Voltage (Note 10)
Output Current Limit
VSET
VSET
1.19
ISET
∆VOD
VOUT = 4.65V (fixed
output operation)
V
1.23
50
IOUT = 150mA
100
150
VOUT = 4.65V, 1mA < IOUT < 150mA
-0.1
mA
µs
+0.01
0.5
f = 10kHz
50
Output Voltage Noise
20Hz to 22kHz, COUT = 2 x 1µF,
IOUT = 150mA, VOUT = 4.65V
mV
20
60
VRIPPLE = 200mVP-P
nA
300
f = 1kHz
Ripple Rejection
V
mV
±500
Load Regulation
Note 10:
4.85
25
VIN = 3.5V to 5.5V, VOUT = 2.5V,
IOUT = 1mA
Note 6:
Note 7:
Note 8:
Note 9:
1.21
±20
Line Regulation
µA
%
IOUT = 50mA
ILIM
µA
±1.5
200
Startup Time
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
3
V
mA
IOUT = 1mA
SET Dual-Mode Threshold
SET Input Leakage Current
160
150
Adjustable Output Voltage Range
SET Reference Voltage
5.5
IOUT = 0mA, SHDN = GND
100
+0.1
%/V
%
dB
µVRMS
All devices are 100% production tested at room temperature. All temperature limits are guaranteed by design.
PSRR is specified with the amplifier input connected to GND through RIN and CIN.
Output power levels are measured with the TQFN’s exposed paddle soldered to the ground plane.
Speaker path gain is defined as: AVSPKR = (VOUT+ - VOUT-)/VIN__).
Speaker mode testing performed with 8Ω resistive load connected across BTL output. Headphone mode testing performed with 32Ω resistive load connected between HP_ and GND. Mode transitions are controlled by SHDN.
Headphone path gain is defined as: AVHP = VHP_/VIN__.
See Table 3 for detains on the mute levels.
Attack envelope is exponential. Attack time is defined as the 15 x 103 x CT.
Time for the gain to return to within 10% of nominal gain setting after the input signal has fallen below the PREF threshold.
Release is linear in dB. Release time is proportional to magnitude of gain compression.
Dropout voltage is defined as (VIN - VOUT) when VOUT is 2% below the value of VOUT for VIN = VOUT(NOM) + 1V.
_______________________________________________________________________________________
5
MAX9756/MAX9757/MAX9758
ELECTRICAL CHARACTERISTICS (continued)
Typical Operating Characteristics
(VDD = PVDD = HPVDD = CPVDD = IN = +5.0V, GND = PGND = CPGND = 0V, SHDN = VDD, REGEN = DR = SET = GND, CBIAS =
1µF, CPVSS = 1µF, C1 = C2 = 1µF, PREF = unconnected, GAIN1 = 1, GAIN2 = GAIN3 = VOL = 0V, measurement BW = 22Hz to
22kHz, TA = +25°C, unless otherwise noted.)
VDD = 5V
RL = 3Ω
VDD = 5V
RL = 4Ω
OUTPUT POWER = 500mW
1
0.1
OUTPUT POWER = 500mW
0.1
OUTPUT POWER = 500mW
0.01
0.01
OUTPUT POWER = 1.8W
OUTPUT POWER = 1.5W
0.001
OUTPUT POWER = 1W
0.001
10
100
1k
10k
100k
0.001
10
100
1k
10k
100k
10
100
1k
10k
100k
FREQUENCY (Hz)
FREQUENCY (Hz)
FREQUENCY (Hz)
TOTAL HARMONIC DISTORTION PLUS NOISE
vs. OUTPUT POWER (SPEAKER MODE)
TOTAL HARMONIC DISTORTION PLUS NOISE
vs. OUTPUT POWER (SPEAKER MODE)
TOTAL HARMONIC DISTORTION PLUS NOISE
vs. OUTPUT POWER (SPEAKER MODE)
1
fIN = 10kHz
0.1
0.01
100
1
fIN = 10kHz
0.1
VDD = 5V
RL = 8Ω
10
1
0.01
fIN = 1kHz
0.001
fIN = 100Hz
0.5
1.0
1.5
2.0
2.5
3.0
3.5
fIN = 100Hz
fIN = 1kHz
0.001
0.001
0
fIN = 10kHz
0.1
0.01
fIN = 100Hz
fIN = 1kHz
MAX9756 toc06
10
THD+N (%)
10
VDD = 5V
RL = 4Ω
THD+N (%)
VDD = 5V
RL = 3Ω
MAX9756 toc05
100
MAX9756 toc04
100
0
0.5
1.0
1.5
2.0
2.5
3.0
0
3.5
0.5
1.0
1.5
OUTPUT POWER (W)
OUTPUT POWER (W)
OUTPUT POWER
vs. LOAD RESISTANCE (SPEAKER MODE)
POWER DISSIPATION vs. OUTPUT POWER
(SPEAKER MODE)
POWER-SUPPLY REJECTION RATIO
vs. FREQUENCY (SPEAKER MODE)
2.0
THD+N = 10%
1.5
1.0
RL = 4Ω
THD+N = 1%
2.5
2.0
1.0
0.5
0
0
10
LOAD RESISTANCE (Ω)
100
RL = 8Ω
1.5
0.5
1
0
-10
-20
-30
PSRR (dB)
2.5
3.0
POWER DISSIPATION (W)
VDD = 5V
f = 1kHz
MAX9756 toc07
3.0
2.0
MAX9756 toc09
OUTPUT POWER (W)
MAX9756 toc08
THD+N (%)
VDD = 5V
RL = 8Ω
THD+N (%)
0.1
0.01
6
10
1
THD+N (%)
THD+N (%)
1
TOTAL HARMONIC DISTORTION PLUS NOISE
vs. FREQUENCY (HEADPHONE MODE)
MAX9756 toc02
10
MAX9756 toc01
10
TOTAL HARMONIC DISTORTION PLUS NOISE
vs. FREQUENCY (HEADPHONE MODE)
MAX9756 toc03
TOTAL HARMONIC DISTORTION PLUS NOISE
vs. FREQUENCY (HEADPHONE MODE)
OUTPUT POWER (W)
MAX9756/MAX9757/MAX9758
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
VRIPPLE = 200mVP-P
RL = 8Ω
-40
-50
-60
-70
-80
-90
-100
f = 1kHz
POUT = POUTL + POUTR
0
0.5
1.0
1.5
2.0
-110
-120
2.5
OUTPUT POWER (W)
3.0
3.5
4.0
10
100
1k
FREQUENCY (Hz)
_______________________________________________________________________________________
10k
100k
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
CROSSTALK vs. FREQUENCY
(SPEAKER MODE)
TURN-ON RESPONSE (SPEAKER MODE)
TURN-OFF RESPONSE (SPEAKER MODE)
MAX9756 toc11
VIN = 200mVP-P
-10
-20
MAX9756 toc12
MAX9756 toc10
0
SHDN
5V/div
SHDN
5V/div
CROSSTALK (dB)
-30
OUT_+
2V/div
-40
-50
RIGHT TO LEFT
-60
-70
OUT_+
2V/div
OUT_2V/div
LEFT TO RIGHT
OUT_2V/div
OUT_+ - OUT_50mV/div
-80
-90
OUT_+ - OUT_50mV/div
-100
-110
10
100
1k
10k
100k
10ms/div
10ms/div
TOTAL HARMONIC DISTORTION PLUS NOISE
vs. FREQUENCY (HEADPHONE MODE)
TOTAL HARMONIC DISTORTION PLUS NOISE
vs. FREQUENCY (HEADPHONE MODE)
FREQUENCY (Hz)
VDD = 5V
RL = 16Ω
VDD = 5V
RL = 32Ω
VDD = 3.3V
RL = 16Ω
THD+N (%)
OUTPUT POWER = 100mW
0.1
0.01
1
THD+N (%)
1
1
OUTPUT POWER = 20mW
0.1
0.01
OUTPUT POWER = 40mW
0.01
OUTPUT POWER = 20mW
0.001
0.001
10
100
1k
10k
OUTPUT POWER = 80mW
0.1
OUTPUT POWER = 60mW
0.001
10
100k
100
1k
10k
100k
10
100
1k
10k
100k
FREQUENCY (Hz)
FREQUENCY (Hz)
FREQUENCY (Hz)
TOTAL HARMONIC DISTORTION PLUS NOISE
vs. FREQUENCY (HEADPHONE MODE)
TOTAL HARMONIC DISTORTION PLUS NOISE
vs. OUTPUT POWER (HEADPHONE MODE)
TOTAL HARMONIC DISTORTION PLUS NOISE
vs. OUTPUT POWER (HEADPHONE MODE)
VDD = 3.3V
RL = 32Ω
HPVDD = 5V
RL = 16Ω
100
10
MAX9756 toc18
100
MAX9756 toc16
10
MAX9756 toc17
THD+N (%)
10
MAX9756 toc14
10
MAX9756 toc13
10
MAX9756 toc15
TOTAL HARMONIC DISTORTION PLUS NOISE
vs. FREQUENCY (HEADPHONE MODE)
HPVDD = 5V
RL = 32Ω
10
OUTPUT POWER = 50mW
0.01
1
fIN = 100Hz
fIN = 1kHz
0.1
0.01
OUTPUT POWER = 20mW
THD+N (%)
0.1
THD+N (%)
THD+N (%)
1
fIN = 10kHz
1
fIN = 1kHz
0.1
0.01
fIN = 10kHz
0.001
0.001
10
100
1k
FREQUENCY (Hz)
10k
100k
fIN = 100Hz
0.001
0
20 40 60 80 100 120 140 160 180 200
OUTPUT POWER (mW)
0
10 20 30 40 50 60 70 80 90 100
OUTPUT POWER (mW)
_______________________________________________________________________________________
7
MAX9756/MAX9757/MAX9758
Typical Operating Characteristics (continued)
(VDD = PVDD = HPVDD = CPVDD = IN = +5.0V, GND = PGND = CPGND = 0V, SHDN = VDD, REGEN = DR = SET = GND, CBIAS =
1µF, CPVSS = 1µF, C1 = C2 = 1µF, PREF = unconnected, GAIN1 = 1, GAIN2 = GAIN3 = VOL = 0V, measurement BW = 22Hz to
22kHz, TA = +25°C, unless otherwise noted.)
Typical Operating Characteristics (continued)
(VDD = PVDD = HPVDD = CPVDD = IN = +5.0V, GND = PGND = CPGND = 0V, SHDN = VDD, REGEN = DR = SET = GND, CBIAS =
1µF, CPVSS = 1µF, C1 = C2 = 1µF, PREF = unconnected, GAIN1 = 1, GAIN2 = GAIN3 = VOL = 0V, measurement BW = 22Hz to
22kHz, TA = +25°C, unless otherwise noted.)
OUTPUT POWER vs. LOAD RESISTANCE
TOTAL HARMONIC DISTORTION PLUS NOISE
TOTAL HARMONIC DISTORTION PLUS NOISE
(HEADPHONE MODE)
vs. OUTPUT POWER (HEADPHONE MODE)
vs. OUTPUT POWER (HEADPHONE MODE)
fIN = 1kHz
fIN = 100Hz
0.1
fIN = 10kHz
0.01
fIN = 1kHz
1
fIN = 100Hz
0.1
0.01
MAX9756 toc21
10
HPVDD = 3.3V
f = 1kHz
120
OUTPUT POWER (mW)
1
HPVDD = 3.3V
RL = 32Ω
THD+N (%)
10
140
MAX9756 toc20
HPVDD = 3.3V
RL = 16Ω
THD+N (%)
100
MAX9756 toc19
100
100
THD+N = 10%
80
THD+N = 1%
60
40
20
fIN = 10kHz
0.001
40
60
80
100
120
10 20 30 40 50 60 70
0
10
80 90 100
OUTPUT POWER vs. LOAD RESISTANCE
(HEADPHONE MODE)
POWER DISSIPATION vs. OUTPUT POWER
(HEADPHONE MODE)
OUTPUT POWER vs. SUPPLY VOLTAGE
(HEADPHONE MODE)
THD+N = 10%
120
100
THD+N = 1%
80
60
RL = 16Ω
0.6
0.4
RL = 32Ω
0.2
40
20
0
0
100
10
0
1000
140
130
120
110
100
90
80
70
60
50
40
30
20
10
0
25 50 75 100 125 150 175 200 225 250
THD+N = 1%
RL = 16Ω
RL = 32Ω
3.0
3.5
4.0
4.5
5.5
5.0
LOAD RESISTANCE (Ω)
OUTPUT POWER (mW)
SUPPLY VOLTAGE (V)
POWER-SUPPLY REJECTION RATIO
vs. FREQUENCY (HEADPHONE MODE)
CROSSTALK vs. FREQUENCY
(HEADPHONE MODE)
OUTPUT POWER vs. CHARGE-PUMP
CAPACITANCE (HEADPHONE MODE)
-20
-10
-20
RL = 32Ω
f = 1kHz
VIN = 200mVP-P
-30
-40
CROSSTALK (dB)
-30
HPVDD = 3.3V
-50
-60
-70
-40
-50
RIGHT TO LEFT
-60
-70
-80
-80
-90
HPVDD = 5V
-90
LEFT TO RIGHT
-100
-100
-110
10
100
1k
FREQUENCY (Hz)
10k
100k
0.01
0.1
150
OUTPUT POWER (mW)
VRIPPLE = 100mVP-P
INPUTS AC-GROUNDED
MAX9756 toc26
0
MAX9756 toc25
0
-10
1
FREQUENCY (Hz)
10
100
f = 1kHz
THD+N = 1%
140
130
120
110
100
90
80
70
C1 = C2 = 1µF
MAX9756 toc27
140
f = 1kHz
POUT = PHL + PHR
OUTPUT POWER (mW)
160
0.8
POWER DISSIPATION (mW)
MAX9756 toc22
HPVDD = 5V
f = 1kHz
MAX9756 toc24
LOAD RESISTANCE (Ω)
MAX9756 toc23
OUTPUT POWER (mW)
180
8
1000
100
OUTPUT POWER (mW)
200
OUTPUT POWER (mW)
0
0.001
20
0
PSRR (dB)
MAX9756/MAX9757/MAX9758
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
C1 = C2 = 2.2µF
60
50
40
30
20
10
15
20
25
30
35
LOAD (Ω)
_______________________________________________________________________________________
40
45
50
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
SUPPLY CURRENT
vs. SUPPLY VOLTAGE
TURN-OFF RESPONSE (HEADPHONE MODE)
MAX9756 toc29
MAX9756 toc28
20
SHDN
5V/div
17
SUPPLY CURRENT (mA)
SHDN
5V/div
HPR
10mV/div
HPR
10mV/div
HPL
10mV/div
HPL
10mV/div
HPS = GND
14
HPS = VDD
11
8
5
4.5
10ms/div
10ms/div
MAX9756 toc30
TURN-ON RESPONSE (HEADPHONE MODE)
4.7
4.9
5.1
5.3
5.5
SUPPLY VOLTAGE (V)
SHUTDOWN CURRENT
vs. SUPPLY VOLTAGE
POWER LIMITING OF SINE BURST
(FAST ATTACK AND SLOW RELEASE)
MAX9756 toc32
MAX9756 toc31
600
500
MAX9756 toc33
OUTPUT
2V/div
400
OUTPUT
2V/div
300
200
100
CT
1V/div
CT
1V/div
0
4.7
4.9
5.1
5.3
5.5
10ms/div
40ms/div
SUPPLY VOLTAGE (V)
LDO OUTPUT VOLTAGE ACCURACY
vs. LOAD CURRENT
POWER LIMITING OF SINE BURST
(SLOW ATTACK AND SLOW RELEASE)
MAX9756 toc33
2.0
MAX9756 toc35
4.5
1.5
OUTPUT
2V/div
1.0
DEVIATION (%)
SHUTDOWN CURRENT (nA)
POWER LIMITING OF SINE BURST
(FAST ATTACK AND FAST RELEASE)
0.5
0
-0.5
-1.0
CT
1V/div
-1.5
-2.0
2s/div
MAX9756/MAX9757/MAX9758
Typical Operating Characteristics (continued)
(VDD = PVDD = HPVDD = CPVDD = IN = +5.0V, GND = PGND = CPGND = 0V, SHDN = VDD, REGEN = DR = SET = GND, CBIAS =
1µF, CPVSS = 1µF, C1 = C2 = 1µF, PREF = unconnected, GAIN1 = 1, GAIN2 = GAIN3 = VOL = 0V, measurement BW = 22Hz to
22kHz, TA = +25°C, unless otherwise noted.)
0
25
50
75
100
125
150
LOAD CURRENT (mA)
_______________________________________________________________________________________
9
Typical Operating Characteristics (continued)
(VDD = PVDD = HPVDD = CPVDD = IN = +5.0V, GND = PGND = CPGND = 0V, SHDN = VDD, REGEN = DR = SET = GND, CBIAS =
1µF, CPVSS = 1µF, C1 = C2 = 1µF, PREF = unconnected, GAIN1 = 1, GAIN2 = GAIN3 = VOL = 0V, measurement BW = 22Hz to
22kHz, TA = +25°C, unless otherwise noted.)
CROSSTALK vs. FREQUENCY
(LDO)
LDO OUTPUT VOLTAGE ACCURACY
vs. TEMPERATURE
3
DEVIATION (%)
-30
-40
-50
-60
-70
IOUT = 50mA
-90
1
0
-1
-3
0.1
1
0
-100
-300
-40
100
10
-15
10
35
60
85
0
25
TEMPERATURE (°C)
FREQUENCY (Hz)
POWER-SUPPLY REJECTION RATIO
vs. FREQUENCY (LDO)
50
75
100
125
LOAD CURRENT (mA)
LDO OUTPUT NOISE
MAX9756 toc40
MAX9756 toc39
0
VRIPPLE = 100mVP-P
-10
100
-200
-5
-110
0.01
200
-4
IOUT = 10mA
-100
2
-2
IOUT = 90mA
-80
300
MAX9756 toc38
4
DROPOUT VOLTAGE (V)
RL = 4Ω
POUT(SPK) = 1W
DROPOUT VOLTAGE
vs. LOAD CURRENT
MAX7956 toc37
-20
5
MAX9756 toc36
0
-10
CROSSTALK (dB)
-20
-30
PSRR (dB)
MAX9756/MAX9757/MAX9758
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
-40
LDO_OUT
1mV/div
-50
-60
-70
-80
-90
-100
10
100
1k
10k
100k
200µs/div
FREQUENCY (Hz)
10
______________________________________________________________________________________
150
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
OUTPUT NOISE
vs. FREQUENCY (LDO)
LINE-TRANSIENT RESPONSE
MAX9756 toc42
MAX9756 toc41
110
COUT = 2µF
10Hz TO 100kHz
100
90
5.5V
VIN
500mV/div
NOISE (µV)
80
4.5V
70
60
50
LDO_OUT
20mV/div
40
30
20
10
10
100
1k
100k
10k
40µs/div
FREQUENCY (Hz)
LOAD-TRANSIENT RESPONSE
LDO SHUTDOWN RESPONSE
MAX9756 toc43
MAX9756 toc44
50V
REGEN
5V/div
ILOAD
25mV/div
0V
LDO_OUT = 4.65V
20mV/div
LDO_OUT
1V/div
20µs/div
100ms/div
Pin Description
PIN
NAME
FUNCTION
MAX9756
MAX9757
MAX9758
1
32
32
INL
2
1
1
GAIN1
Gain Control Input 1
3
2
2
GAIN2
Gain Control Input 2
4
3
3
GAIN3
Gain Control Input 3
Audible Alert Beep Input
Left-Channel Audio Input
5
4
4
BEEP
6, 22
5, 21
5, 21
PGND
Power Ground
7
6
6
OUTL+
Left-Channel Positive Speaker Output
8
7
7
OUTL-
Left-Channel Negative Speaker Output
9,19
8,18
8, 18
PVDD
Speaker Amplifier Power Supply. Bypass with 1µF ceramic capacitor to PGND.
______________________________________________________________________________________
11
MAX9756/MAX9757/MAX9758
Typical Operating Characteristics (continued)
(VDD = PVDD = HPVDD = CPVDD = IN = +5.0V, GND = PGND = CPGND = 0V, SHDN = VDD, REGEN = DR = SET = GND, CBIAS =
1µF, CPVSS = 1µF, C1 = C2 = 1µF, PREF = unconnected, GAIN1 = 1, GAIN2 = GAIN3 = VOL = 0V, measurement BW = 22Hz to
22kHz, TA = +25°C, unless otherwise noted.)
MAX9756/MAX9757/MAX9758
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
Pin Description (continued)
PIN
NAME
FUNCTION
MAX9756
MAX9757
MAX9758
10
9
9
CPVDD
11
10
10
C1P
12
11
11
13
12
12
C1N
14
13
13
CPVSS
15
14
14
VSS
Headphone Amplifier Negative Power Supply. Bypass with 1µF ceramic capacitor to
GND.
16
15
15
HPR
Right Headphone Output
17
16
16
HPL
Left Headphone Output
12
Charge-Pump Power Supply. Bypass with 1µF ceramic capacitor to CPGND.
Charge-Pump Flying-Capacitor Positive Terminal. Connect a 1µF capacitor from C1P
to C1N.
CPGND Charge-Pump Ground
Charge-Pump Flying-Capacitor Negative Terminal. Connect a 1µF capacitor from
C1P to C1N.
Charge-Pump Negative Output. Connect to VSS.
18
17
17
HPVDD
Headphone Positive Power Supply. Bypass with 1µF ceramic capacitor to GND.
20
19
19
OUTR-
Right-Channel Negative Speaker Output
21
20
20
OUTR+
Right-Channel Positive Speaker Output
23
22
22
HPS
24
—
23
REGEN
25
23
—
DR
26
24
24
BIAS
Common-Mode Bias Voltage. Bypass with a 1.0µF capacitor to GND.
27
25
25
SHDN
Shutdown Input. Drive SHDN low to disable the audio amplifiers. Connect SHDN to
VDD for normal operation.
28
26
26
VOL
Analog Volume Control Input
29
27
—
PREF
Power-Limiting Input. Connect a resistor from PREF to GND to set the speaker output
clamping level. Leave PREF unconnected to disable ALC; see the ALC section.
30
—
27
SET
Regulator Feedback Input. Connect to GND for 4.65V fixed output. Connect to
resistor-divider for adjustable output; see the Low-Dropout Linear Regulator section.
31
28
28
GND
Ground
32
29
—
VDD
Power Supply
Headphone Sense Input. Leave HPS unconnected if automatic headphone sensing
is not used.
LDO Enable. Connect REGEN to VDD to enable the LDO. Connect to GND to
disable LDO.
Automatic Level Control Attack to Release Time Ratio Select. Hardwired to VDD,
GND, or BIAS to set the attack to release ratio; see the ALC section.
33
—
—
IN
34
—
30
OUT
LDO Input. Bypass with two 1µF ceramic capacitors to GND.
35
30
—
CT
Automatic Level Control Attack and Release Timing Capacitor. Connect CT to GND
to disable ALC; see the ALC section.
36
31
31
INR
Right-Channel Audio Input
—
—
29
VDD
Power-Supply and LDO Input. Bypass with two 1µF ceramic capacitors to GND.
EP
EP
EP
EP
LDO Output. Bypass with two 1µF ceramic capacitors to GND.
Exposed Pad. The external pad lowers the package’s thermal impedance by
providing a direct-heat conduction path from the die to the PC board. Connect the
exposed thermal pad to GND.
______________________________________________________________________________________
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
The MAX9756/MAX9757/MAX9758 combine dual, 2W
BTL stereo audio power amplifiers with a DirectDrive
headphone amplifier in a single device. The stereo
power amplifiers deliver up to 2.3W per channel into a
3Ω speaker from a 5V supply and the stereo headphone amplifiers deliver up to 130mW per channel into
a 16Ω headphone from a 5V supply.
The MAX9756/MAX9757 feature ALC that automatically
controls output power to the speaker, preventing loudspeaker, overload and provides optimized dynamic
range.
The MAX9756/MAX9757/MAX9758 feature 31-step analog volume control and a BEEP input. The amplifier
gain is pin programmable. These devices feature clickand-pop suppression, eliminating the need for discrete
muting circuitry. Speaker and headphone outputs have
short-circuit and thermal protection.
The MAX9756/MAX9758s’ internal LDO features
Maxim’s Dual Mode™ feedback. The LDO output voltage is either fixed at 4.65V (SET = GND), or adjusted
between 1.23V and 5V using a resistive divider at SET.
The LDO delivers up to 150mA of continuous current,
and can be enabled independently from the audio
amplifiers. Short-circuit and thermal-overload protection are provided for the LDO.
All devices feature a single-supply voltage, a shutdown mode, logic-selectable gain, and a headphone
sense input. Industry-leading click-and-pop suppression eliminates audible transients during power and
shutdown cycles.
Each signal path consists of an input amplifier that sets
the signal-path gain and feeds both the speaker and
headphone amplifiers (Figure 1). The speaker amplifier
uses a BTL architecture, doubling the voltage drive to
the speakers and eliminating the need for DC-blocking
capacitors. The output consists of two signals, identical
in magnitude, but 180° out of phase.
The headphone amplifiers use Maxim’s DirectDrive
architecture that eliminates the bulky output DC-blocking
capacitors required by traditional headphone amplifiers.
A charge pump inverts the positive supply (CPVDD), creating a negative supply (CPVSS). The headphone amplifiers operate from these bipolar supplies with their
outputs biased about GND (Figure 2).
The amplifiers have almost twice the supply range
compared to other single-supply amplifiers, nearly quadrupling the available output power. The benefit of the
GND bias is that the amplifier outputs do not have a DC
component (typically VDD/2). This eliminates the large
DC-blocking capacitors required with conventional
headphone amplifiers, conserving board space and
system cost while improving frequency response.
IN_
VDD
VOUT
ALC
OUT_+
BIAS
VDD/2
GND
BIAS
CONVENTIONAL DRIVER-BIASING SCHEME
+VDD
VOL
VOLUME
CONTROL
OUT_BIAS
GND
-VDD
HP_
GND
Figure 1. MAX9756/MAX9757 Signal Path
DirectDrive BIASING SCHEME
Figure 2. Traditional Headphone Amplifier Output Waveform
vs. DirectDrive Headphone Amplifier Output Waveform
Dual Mode is a trademark of Maxim Integrated Products, Inc.
______________________________________________________________________________________
13
MAX9756/MAX9757/MAX9758
Detailed Description
MAX9756/MAX9757/MAX9758
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
The MAX9756/MAX9757/MAX9758 feature an undervoltage lockout that prevents operation from an insufficient power supply and click-and-pop suppression that
eliminates audible transients on startup and shutdown.
The amplifiers include thermal-overload and short-circuit protection. An additional feature of the amplifiers is
that there is no phase inversion from input to output.
Automatic Level Control (ALC)
Two-watt amplifiers are commonly used in notebook
PCs (almost always powered from a 5V supply). With
an 8Ω speaker driven from a BTL amplifier, the maxim
u
m
theoretical continuous power available is:
2
2⎞
⎛⎛
⎛⎛
⎞ ⎞
V
5 ⎞
⎜ ⎜ PEAK ⎟ ⎟
⎜⎜
⎟
⎜⎝
⎜ ⎝ 2 ⎟⎠ ⎟
2 ⎠ ⎟
POUT = ⎜
⎟ = ⎜
⎟ = 1.56W
8 ⎟
⎜ RSPEAKER ⎟
⎜
⎜
⎟
⎜
⎟
⎝
⎠
⎝
⎠
See Figure 5 for suggested ALC component values.
The ALC feature offers two benefits:
1) To limit amplifier power to protect a loudspeaker.
2) To make input signals with a wide dynamic range
more intelligible by boosting low-level signals without distorting the high-level signals.
A device without ALC experiences clipping at the output
when too much gain is applied to the input. ALC prevents clipping at the output when too much gain is
applied to the input, eliminating output clipping. Figure 3
shows a comparison of an overgained speaker input with
and without ALC.
The MAX9756/MAX9758 control the gain to the speakers
by first detecting that the output voltage to the speaker
has exceeded a preset limit. The speaker amplifier gain
is rapidly reduced to correct for the excessive output
power. This process is known as the attack time. When
the signal subsequently lowers in amplitude, the gain is
held at the reduced state for a short period before slowly
increasing to the normal value. This process is known as
the hold and release time. The speed at which the amplifiers adjust to changing input signals is set by the external timing capacitor CCT and the setting of logic input
DR. The output power limit can be set by adjusting the
value of the external resistor connected to PREF. Gain
reduction is a function of input signal amplitude with a
maximum ALC attenuation of 6dB. Figure 4 shows the
effect of an input burst exceeding the preset limit, output
attack, hold and release times.
This process (referred to as “limiting” in audio) limits the
amplifier output power so loudspeaker overload can be
prevented. If the attack and release times are configured
to respond too fast, audible artifacts often, described as
“pumping” or “breathing,” can occur as the gain is rapidly adjusted to follow the dynamics of the signal. For best
results, adjust the time constant of the ALC to accommodate the source material. Notebook applications in which
music CDs and DVDs are the main audio source, a
495µs attack time with a 990ms release time is recommended with a 1.2W output into an 8Ω load.
ALC ENABLE, NO CLIPPING AT THE OUTPUT
ALC DISABLE, CLIPPING AT THE OUTPUT
INPUT
SIGNAL
OUTPUT
SIGNAL
10ms/div
10ms/div
Figure 3. ALC Disabled vs. ALC Enabled
14
______________________________________________________________________________________
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
OUTPUT
2V/div
Hold Time
Hold time is the delay after the signal falls below the
threshold level before the release phase is initiated.
Hold time is internally set to 50ms and nonadjustable.
The hold time is cancelled by any signal exceeding the
set threshold level and attack is reinitiated.
CT
1V/div
Release Time
The release time is how long it takes for the gain to
return to its normal level after the input signal has fallen
below the threshold level and 50ms hold time has
expired. Release time is defined as release from a 6dB
gain compression to 10% of the nominal gain setting
after the input signal has fallen below PREF threshold
and the 50ms hold time has expired. Release time is
adjustable between 95ms and 10s. The release time is
set by picking an attack time using CCT and setting the
attack to release time ratio by configuring DR as shown
in Table 2. Release time is linear in dB with time and is
inversely proportional to the magnitude of gain compression:
10ms/div
Figure 4. Attack, Hold, and Release Time
Attack Time
The attack time is the time it takes to reduce the gain
after the input signal has exceeded the threshold level.
Suggested attack time range is from 150µs to 50ms.
The gain attenuation in attack is exponential and the
attack time is defined as one time constant. The time
constant of the attack is given by 15,000 x CCT seconds (where CCT is the external timing capacitor).
• Use a short attack time for the ALC to react quickly
to transient signals, such as snare drum beats
(music) or gun shots (DVD). Fast attack times can
lead to gain “pumping” where rapid ALC action can
be heard reacting to dynamic material.
• Use a small ratio to maximize the speed of the ALC.
• Use a large ratio to maximize the sound quality and
prevent repeated excursions above the threshold
from being independently adjusted by the ALC.
Release and attack times are set by selecting the
capacitance value between CT and GND, and by setting the logic state of DR (Table 1). DR is a tristate logic
input that sets the attack-to-release time ratio. A fixed
hold time of 50ms is internally added to the release time.
• Use a longer attack time to allow the ALC to ignore
short-duration peaks and only reduce the gain when
a noticeable increase in loudness occurs. Short-duration peaks are not reduced, but louder passages are.
Table 1. Attack and Release Time
TIMING CAPACITOR
(CCT)
ATTACK TIME
DR = ‘X’
RELEASE TIME
DR = VDD
DR = VBIAS
DR = GND
10nF
150µs
30ms
95ms
300ms
33nF
495µs
99ms
313ms
990ms
100nF
1.5ms
300ms
950ms
3s
330nF
4.95ms
990ms
3.1s
9.9s
1µF
15ms
3s
9.5s
—
2.2µF
33ms
6.6s
—
—
3.3µF
49.5ms
10s
—
—
______________________________________________________________________________________
15
MAX9756/MAX9757/MAX9758
This allows the louder passages to be reduced in volume, thereby maximizing output dynamic range.
Having the attack time too long can possibly result in
some damage to the loudspeaker under harsh conditions.
The release/attack time ratio that can be achieved by
programming DR is listed in Table 2.
OUTPUT POWER THRESHOLD
vs. RPREF
Table 2. Release to Attack Ratio
3.0
DR
RELEASE/ATTACK RATIO
VDD
200
VBIAS
633
GND
2000
OUTPUT POWER THRESHOLD (W)
MAX9756/MAX9757/MAX9758
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
5V
VDD
2.5
RL = 4Ω
2.0
1.5
RL = 8Ω
1.0
0.5
DR
0
100 110 120 130 140 150 160 170 180 190 200
CT
RPREF (kΩ)
MAX9756
MAX9757
33nF
Figure 6. Output Power Threshold vs. RPREF
PREF
180kΩ
VALUES SHOWN FOR AN OUTPUT POWER THRESHOLD OF 1.2W WITH AN
RL = 8Ω ATTACK TIME OF 495µs AND A RELEASE TIME OF 990ms
limit on an 8Ω load and a 200kΩ resistor results in a
1.5W clamp limit on an 8Ω load (Figure 6).
Use the following equation to choose the value for
R PREF for the desired maximum output power level
based on a sine wave input:
⎛⎛ P
⎞ ⎛ R ⎞⎞
RPREF = 180kΩ⎜ ⎜ OUT ⎟ × ⎜ L ⎟ ⎟
⎜ ⎝ 1.166 ⎠ ⎝ 8 ⎠ ⎟
⎝
⎠
Figure 5. Recommended Output Power Threshold, Attack, and
Release Time Components
Output Power Threshold
To set the threshold at which speaker output is
clamped, an external resistor must be connected from
PREF to ground. The suggested external resistor range
is from 100kΩ to 200kΩ (for best results use a 1% resistor). Leaving PREF unconnected disables the ALC
function. A constant current of 12µA is sourced at
PREF, so that a 180kΩ resistor results in 1.2W clamp
Gain Selection
The MAX9756/MAX9757/MAX9758 feature an internally
set, selectable gain. The GAIN1, GAIN2, and GAIN3
inputs set the maximum gain for the speaker and headphone amplifiers (Table 3). The gain of the device can
vary based upon the voltage at VOL but does not
exceed the maximum gain listed below (see the Analog
Volume (VOL) Control section).
Table 3. Maximum Gain Settings
16
GAIN3
GAIN2
GAIN1
SPEAKER MODE GAIN (dB)
HEADPHONE MODE GAIN (dB)
0
0
0
+15
0
0
0
1
+16.5
0
0
1
0
+18
+3
0
1
1
+19.5
+3
0
1
0
0
+21
1
0
1
+22.5
0
1
1
0
+24
+3
1
1
1
+25.5
+3
______________________________________________________________________________________
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
MAX9756
HPVDD
VREF
DAC
VOL
Figure 7. Volume Control Circuit
Table 4. Volume Levels
VVOL (V) = MULTIPLIER x
SPEAKER MODE
HEADPHONE MODE
HPVDD
GAIN (dB)
GAIN (dB)
MULTIPLIER
VVOL
(MIN)*
VVOL
(MAX)*
0.07
0.16
0.18
0.21
0.23
0.25
0.28
0.30
0.32
0.35
0.37
0.39
0.42
0.44
0.46
0.49
0.51
0.54
0.56
0.58
0.61
0.63
0.65
0.68
0.70
0.72
0.75
0.77
0.79
0.82
0.84
0.93
0.00
0.49
0.57
0.64
0.72
0.80
0.88
0.95
1.03
1.11
1.19
1.26
1.34
1.42
1.50
1.57
1.65
1.73
1.80
1.88
1.96
2.04
2.11
2.19
2.27
2.35
2.42
2.50
2.58
2.66
2.73
2.81
0.49
0.57
0.64
0.72
0.80
0.88
0.95
1.03
1.11
1.19
1.26
1.34
1.42
1.50
1.57
1.65
1.73
1.80
1.88
1.96
2.04
2.11
2.19
2.27
2.35
2.42
2.50
2.58
2.66
2.73
2.81
3.30
GAIN3 = 0
GAIN2 = 0
GAIN3 = 0
GAIN2 = 0
GAIN3 = 0
GAIN2 = 1
GAIN3 = 0 GAIN3 = 1
GAIN2 = 1 GAIN2 = 0
GAIN3 = 1
GAIN2 = 0
GAIN3 = 1
GAIN2 = 1
GAIN3 = 1 GAIN3 = X GAIN3 = X
GAIN2 = 1 GAIN2 = 0 GAIN2 = 1
GAIN1 = 0
GAIN1 = 1
GAIN1 = 0
GAIN1 = 1 GAIN1 = 0
GAIN1 = 1
GAIN1 = 0
GAIN1 = 1 GAIN1 = X GAIN1 = X
15
14
13
12
10
8
6
4
2
0
-2
-4
-6
-8
-10
-12
-14
-16
-18
-20
-22
-24
-26
-28
-32
-36
-40
-44
-48
-52
-56
MUTE
16.5
16
15
14
13
12
10
8
6
4
2
0
-2
-4
-6
-8
-10
-12
-14
-16
-18
-20
-22
-24
-26
-28
-32
-36
-40
-44
-48
MUTE
18
17.5
17
16.5
16
15
14
13
12
10
8
6
4
2
0
-2
-4
-6
-8
-10
-12
-14
-16
-18
-20
-22
-24
-26
-28
-32
-36
MUTE
22.5
22
21
20
19
18
16
14
12
10
8
6
4
2
0
-2
-4
-6
-8
-10
-12
-14
-16
-18
-20
-22
-26
-30
-34
-38
-42
MUTE
24
23.5
23
22.5
22
21
20
19
18
16
14
12
10
8
6
4
2
0
-2
-4
-6
-8
-10
-12
-14
-16
-18
-20
-22
-26
-30
MUTE
19.5
19
18.5
18
17.5
17
16.5
16
15
14
13
12
10
8
6
4
2
0
-2
-4
-6
-8
-10
-12
-14
-16
-18
-20
-22
-24
-26
MUTE
21
20
19
18
16
14
12
10
8
6
4
2
0
-2
-4
-6
-8
-10
-12
-14
-16
-18
-20
-22
-26
-30
-34
-38
-42
-46
-50
MUTE
25.5
25
24.5
24
23.5
23
22.5
22
21
20
19
18
16
14
12
10
8
6
4
2
0
-2
-4
-6
-8
-10
-12
-14
-15
-18
-20
MUTE
0
-1
-2
-3
-5
-7
-9
-11
-13
-15
-17
-19
-21
-23
-25
-27
-29
-31
-33
-35
-37
-39
-41
-43
-47
-51
-55
-59
-63
-67
-71
MUTE
3
2.5
2
1.5
1
0
-1
-2
-3
-5
-7
-9
-11
-13
-15
-17
-19
-21
-23
-25
-27
-29
-31
-33
-35
-37
-39
-41
-43
-47
-51
MUTE
*Based on HPVDD = 3.3V.
X = Don’t care.
______________________________________________________________________________________
17
MAX9756/MAX9757/MAX9758
Analog Volume Control (VOL)
The MAX9756/MAX9757/MAX9758 feature an analog
volume control that varies the gain of the device in 31
discrete steps based upon the DC voltage applied to
VOL (see Table 4). The input range of VOL is from 0
(full volume) to HPVDD (full mute), with example step
sizes shown in Table 3. Connect the reference of the
device driving VOL (Figure 7) to HPVDD. Connect VOL
to GND (full volume) if volume control is not used.
Since the volume control (VOL) ADC is ratiometric to
HPVDD, any variations in HPVDD are negated. The gain
step sizes are not constant; the step sizes are
0.5dB/step at the upper extreme, 2dB/step in the
midrange, and 4dB/step at the lower extreme. Figure 8
shows the transfer function of the volume control for a
3.3V supply.
Low-Dropout Linear Regulator
The MAX9756/MAX9758s’ low-dropout linear regulator
(LDO) can be used to provide a clean power supply to
a CODEC or other circuitry. The LDO can be enabled
independently of the audio amplifiers. REGEN
enables/disables the LDO, set REGEN = VDD to enable
the LDO or set REGEN = GND to disable. The LDO is
capable of providing up to 150mA continuous current
and features Maxim’s Dual Mode feedback. When SET
is connected to GND, the output is internally set to
approximately 4.65V. Adjust the output from 1.23V to
5V by connecting two external resistors, used as a voltage-divider, at SET (Figure 9).
VOLUME CONTROL TRANSFER FUNCTION
40
GAIN1 = GAIN2 = GAIN3 = 1
HPVDD = 3.3V
20
SPEAKER MODE
0
GAIN (dB)
MAX9756/MAX9757/MAX9758
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
-20
-40
HEADPHONE MODE
-60
-80
0
where VSET = 1.23V.
To simplify resistor selection:
⎛V
⎞
R1 = R2⎜ OUT − 1⎟
⎝ VSET ⎠
Since the input bias current at SET is nominally zero,
large resistance values can be used for R1 and R2 to
minimize power consumption without losing accuracy.
Up to 1.5MΩ is acceptable for R2.
To minimize the current consumption, it is desirable to
use high-value resistors (> 10kΩ for the external feedback divider (R1, R2). The input capacitance at SET
and the stray and wiring capacitance should be compensated by placing a small capacitor (in the 10pF
range) across the upper feedback resistor R1 (see
Figure 9).
This capacitor creates a zero in the feedback loop to
reduce overshoot. Overcompensation can cause poor
stability in the high current range.
The regulator should be compensated with two 1µF
ceramic capacitors connected between IN and GND
and OUT and GND. X7R dielectric with 10% tolerance
is recommended.
18
1.0
1.5
2.0
2.5
3.0
3.5
4.0
VVOL (V)
Figure 8. Volume Control Transfer Function
The output voltage is set by the following equation:
R1 ⎞
⎛
VOUT = VSET ⎜1 +
⎟
⎝ R2 ⎠
0.5
OUT
R1
10pF
1µF
1µF
MAX9756
MAX9758
SET
R2
GND
Figure 9. Adjustable Output Using External Feedback Resistors
The ESR of each capacitor should not exceed 40mΩ
for good stability up to the full-rated current (150mA).
Place the capacitors as close as possible to the device
to limit the parasitic resistance and inductance. There
is no upper limit to the amount of additional bypass
capacitance.
DirectDrive Headphone Amplifier
Unlike the MAX9756/MAX9757/MAX9758, conventional
single-supply headphone amplifiers typically have their
outputs biased at half the supply voltage for maximum
dynamic range. Large coupling capacitors are needed
to block this DC bias from the headphones. Without
these capacitors, a significant amount of DC current
flows to the headphone, resulting in unnecessary
power dissipation and possible damage to both headphone and headphone amplifier.
______________________________________________________________________________________
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
Low-Frequency Response
In addition to the cost and size disadvantages, the DCblocking capacitors limit the low-frequency response of
the amplifier. The impedance of the headphone load to
the DC-blocking capacitor forms a highpass filter with
the -3dB point determined by:
f − 3dB =
1
2πRLCOUT
where R L is the impedance of the headphone and
COUT is the value of the DC-blocking capacitor.
The highpass filter is required by conventional singleended, single-supply headphone amplifiers to block the
midrail DC component of the audio signal from the
headphones. Depending on the -3dB point, the filter can
attenuate low-frequency signals within the audio band.
Larger values of COUT reduce the attenuation but are
physically larger, more expensive capacitors. Figure 10
shows the relationship between the size of COUT and
the resulting low-frequency attenuation. Note that the
-3dB point for a 16Ω headphone with a 100µF-blocking
capacitor is 100Hz, well within the audio band.
Charge Pump
The MAX9756/MAX9757/MAX9758 feature a low-noise
inverting charge pump to generate the negative rail
necessary for DirectDrive headphone operation. The
switching frequency is well beyond the audio range,
and does not interfere with the audio signals. The
switch drivers feature a controlled switching speed that
minimizes noise generated by turn-on and turn-off transients. Limiting the switching speed of the charge
pump minimizes the di/dt noise caused by the parasitic
bond wire and trace inductance.
Headphone Sense Input (HPS)
The headphone sense input (HPS) monitors the headphone jack and automatically configures the MAX9756/
MAX9757/MAX9758 based upon the voltage applied at
HPS. A voltage of less than 0.8V enables the speaker
amplifier. A voltage of greater than 2V disables the
speaker amplifiers and enables the headphone amplifiers. For automatic headphone detection, connect HPS
to the control pin of a 3-wire headphone jack as shown
in Figure 11. With no headphone present, the output
impedance of the headphone amplifier pulls HPS low.
When a headphone plug is inserted into the jack, the
control pin is disconnected from the tip contact and
HPS is pulled to VDD with 35µA.
LOW-FREQUENCY ROLLOFF
(RL = 16Ω)
MAX9756/
MAX9757/
MAX9758
0
-1.5
DirectDrive
ATTENUATION (dB)
-3.0
-4.5
HPS
HPL
220μF
-7.5
35μA
SHUTDOWN
CONTROL
330μF
-6.0
VDD
100μF
HPR
-9.0
33μF
-10.5
14kΩ
-12.0
14kΩ
-13.5
-15.0
10
100
1k
10k
100k
FREQUENCY (Hz)
Figure 10. Low-Frequency Attenuation of Common DCBlocking Capacitor Values
Figure 11. HPS Configuration
______________________________________________________________________________________
19
MAX9756/MAX9757/MAX9758
Maxim’s DirectDrive architecture uses a charge pump to
create an internal negative supply voltage. This allows the
MAX9756/MAX9757/MAX9758 headphone amplifier output to be biased at GND, almost doubling the dynamic
range while operating from a single supply. With no DC
component, there is no need for the large DC-blocking
capacitors. Instead of two large capacitors (220µF, typ),
the MAX9756/MAX9757/MAX9758 charge pump requires
only two small ceramic capacitors (1µF typ), conserving
board space, reducing cost, and improving the frequency response of the headphone amplifier. See the Output
Power vs. Charge-Pump Capacitance graph in the
Typical Operating Characteristics for details of the possible capacitor values.
MAX9756/MAX9757/MAX9758
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
BIAS
VOUT(BEEP)
The MAX9756/MAX9757/MAX9758 feature an internally
generated, power-supply independent, common-mode
bias voltage of 2.5V referenced to GND. BIAS provides
both click-and-pop suppression and sets the DC bias
level for the amplifiers. Choose the value of the bypass
capacitor as described in the BIAS Capacitor section.
No external load should be applied to BIAS. Any load
lowers the BIAS voltage, affecting the overall performance of the device.
VIN(BEEP)
where 47kΩ is the value of the BEEP amplifier feedback
resistor, VBEEP is the BEEP amplifier output, VIN(BEEP)
is the BEEP input amplitude, and VOUT(BEEP) is the total
BEEP output signal. AV(BEEPOUT) is given by the values
listed in Table 5. Note that VBEEP must be higher than
300mVP-P. The BEEP amplifier can be set up as either
an attenuator, if the original alert signal amplitude is too
large, or to gain up the alert signal if it is below
300mVP-P. AC-couple the alert signal to BEEP. Choose
the value of the coupling capacitor as described in the
Input Filtering section. Multiple beep inputs can be
summed (Figure 12).
BEEP Input
The MAX9756/MAX9757/MAX9758 feature an audible
alert beep input (BEEP) that accepts a mono system
alert signal and mixes it into the stereo audio path.
When the amplitude of VBEEP exceeds 300mVP-P and
the frequency of the beep signal is greater than 300Hz,
the beep signal is mixed into the active audio path
(speaker or headphone). If the signal at VBEEP is either
< 300mVP-P or < 300Hz, the BEEP signal is not mixed
into the audio path. The amplitude of the BEEP signal at
the device output is roughly the amplitude VBEEP times
the gain of the selected signal path.
The input resistor (RB) sets the gain of the BEEP input
amplifier, and thus the amplitude of VBEEP. Choose RB
based on:
RB ≤
⎛ 47kΩ
⎞
=⎜
+ AV(BEEPOUT) ⎟
⎝ RB
⎠
Table 5. BEEP Output Gain
AV(BEEPOUT)
VIN(BEEP) × 47kΩ
VBEEP
The total BEEP gain is given by:
HEADPHONE *
(V/V)
SPEAKER*
(V/V)
GAIN3
GAIN2
GAIN1
1.5
8.4
0
0
0
1.5
9.4
0
0
1
1.78
10
0
1
0
1.78
10
0
1
1
1.5
15.8
1
0
0
1.5
18.8
1
0
1
1.78
20
1
1
0
1.78
20
1
1
1
*All output gains are for VVOL = GND.
0.47µF
RB
47kΩ
0.47µF
RB
47kΩ
SOURCE 1
47kΩ
SOURCE 2
0.47µF
RB
47kΩ
BEEP
SOURCE 3
VBEEP
SPEAKER/HEADPHONE
AMPLIFIER INPUTS
WINDOW
DETECTOR
(0.3VP-P THRESHOLD)
BIAS
FREQUENCY
DETECTOR
(300Hz THRESHOLD)
MAX9756/
MAX9757/
MAX9758
Figure 12. Beep Input
20
______________________________________________________________________________________
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
Click-and-Pop Suppression
Speaker Amplifier
The MAX9756/MAX9757/MAX9758 speaker amplifiers
feature Maxim’s comprehensive, industry-leading clickand-pop suppression. During startup, the click-andpop suppression circuitry eliminates any audible
transient sources internal to the device. When entering
shutdown, both amplifier outputs ramp to GND quickly
and simultaneously.
Headphone Amplifier
In conventional single-supply headphone amplifiers, the
output-coupling capacitor is a major contributor of audible clicks and pops. Since the MAX9756/MAX9757/
MAX9758 do not require output-coupling capacitors, no
audible transient occurs.
Additionally, the MAX9756/MAX9757/MAX9758 feature
extensive click-and-pop suppression that eliminates any
audible transient sources internal to the device. The
Turn-On/Turn-Off waveforms in the Typical Operating
Characteristics show that there are minimal spectral
components in the audible range at the output upon
startup and shutdown.
Applications Information
BTL Speaker Amplifiers
The MAX9756/MAX9757/MAX9758 feature speaker
amplifiers designed to drive a load differentially, a configuration referred to as bridge-tied load (BTL). The BTL
configuration (Figure 13) offers advantages over the single-ended configuration, where one side of the load is
connected to ground. Driving the load differentially doubles the output voltage compared to a single-ended
amplifier under similar conditions.
Since the differential outputs are biased at 2.5V, there is
no net DC voltage across the load. This eliminates the
need for DC-blocking capacitors required for singleended amplifiers. These capacitors can be large and
expensive, can consume board space, and can degrade
low-frequency performance.
Power Dissipation and Heat Sinking
Under normal operating conditions, the MAX9756/
MAX9757/MAX9758 can dissipate a significant amount
of power. The maximum power dissipation for each
VOUT(P-P)
+1
2 x VOUT(P-P)
-1
VOUT(P-P)
Figure 13. Bridge-Tied Load Configuration
package is given in the Absolute Maximum Ratings
under Continuous Power Dissipation, or can be calculated by the following equation:
PDISSPKG(MAX) =
TJ(MAX)
−
TA
θJA
where TJ(MAX) is +150°C, TA is the ambient temperature,
and θJA is the reciprocal of the derating factor in °C/W as
specified in the Absolute Maximum Ratings section. For
example, θ JA of the 32-pin thin QFN package is
+40.2°C/W. For optimum power dissipation, the exposed
paddle of the package should be connected to the
ground plane (see the Layout and Grounding section).
Output Power (Speaker Amplifier)
The increase in power delivered by the BTL configuration directly results in an increase in internal power dissipation over the single-ended configuration. The
maximum power dissipation for a given VDD and load is
given by the following equation:
PDISS(MAX) =
2VDD2
π 2RL
If the power dissipation for a given application exceeds
the maximum allowed for a given package, either reduce
VDD, increase load impedance, decrease the ambient
temperature, or add heatsinking to the device or setting
PREF to limit output power to a safe level. Large output,
supply, and ground PC board traces improve the maximum power dissipation in the package. Thermal-overload protection limits total power dissipation in these
devices. When the junction temperature exceeds
+160°C, the thermal-protection circuitry disables the
amplifier output stage. The amplifiers are enabled once
the junction temperature cools by 15°C. This results in a
pulsing output under continuous thermal-overload conditions as the device heats and cools.
______________________________________________________________________________________
21
MAX9756/MAX9757/MAX9758
Shutdown (SHDN)
The MAX9756/MAX9757/MAX9758 feature a 0.2µA,
low-power shutdown mode that reduces quiescent current consumption and extends battery life. Driving
SHDN low disables the drive amplifiers, bias circuitry,
and charge pump, and drives BIAS and all outputs to
GND. Connect SHDN to VDD for normal operation.
Output Power (Headphone Amplifier)
The headphone amplifiers have been specified for the
worst-case scenario—when both inputs are in phase.
Under this condition, the drivers simultaneously draw
current from the charge pump, leading to a slight loss
in headroom of VSS. In typical stereo audio applications, the left and right signals have differences in both
magnitude and phase, subsequently leading to an
increase in the maximum attainable output power.
Figure 14 shows the two extreme cases for in and out
of phase. In reality, the available power lies between
these extremes.
100
HPVDD = 5V
RL = 16Ω
10
THD+N (%)
MAX9756/MAX9757/MAX9758
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
OUTPUTS IN PHASE
0.1
0.01
Power Supplies
OUTPUTS 180° OUT OF PHASE
0.001
The MAX9756/MAX9757/MAX9758 have different supplies for each portion of the device, allowing for the optimum combination of headroom and power dissipation
and noise immunity. The speaker amplifiers are powered from PVDD. PVDD ranges from 4.5V to 5.5V. The
headphone amplifiers are powered from HPVDD and
VSS. HPVDD is the positive supply of the headphone
amplifiers and ranges from 3V to 5.5V. VSS is the negative supply of the headphone amplifiers. Connect VSS to
CPV SS . The charge pump is powered by CPV DD .
CPVDD ranges from 3V to 5.5V and should be the same
potential as HPVDD. The charge pump inverts the voltage at CPVDD, and the resulting voltage appears at
CPVSS. The remainder of the device is powered by VDD.
0
20 40 60 80 100 120 140 160 180 200
OUTPUT POWER (mW)
Figure 14. Total Harmonic Distortion Plus Noise vs. Output
Power with Inputs In/Out of Phase (Headphone Mode)
Setting f-3dB too high affects the amplifier’s low-frequency response. Use capacitors with low-voltage
coefficient dielectrics, such as tantalum or aluminum
electrolytic. Capacitors with high-voltage coefficients,
such as ceramics, may result in increased distortion at
low frequencies.
BIAS Capacitor
BIAS is the output of the internally generated DC bias
voltage. The BIAS bypass capacitor, CBIAS, improves
PSRR and THD+N by reducing power supply and other
noise sources at the common-mode bias node, and
also generates the startup/shutdown DC bias waveforms for the speaker amplifiers. Bypass BIAS with a
1µF capacitor to GND.
Component Selection
Input Filtering
The input capacitor (CIN), in conjunction with the amplifier input resistance (RIN), forms a highpass filter that
removes the DC bias from an incoming signal (see the
Typical Application Circuit). The AC-coupling capacitor
allows the amplifier to bias the signal to an optimum DC
level. Assuming zero source impedance, the -3dB point
of the highpass filter is given by:
f−3dB =
1
Charge-Pump Capacitor Selection
Use capacitors with an ESR less than 100mΩ for optimum performance. Low-ESR ceramic capacitors minimize the output resistance of the charge pump. For
best performance over the extended temperature
range, select capacitors with an X7R dielectric. Table 6
lists suggested manufacturers.
1
2πRINCIN
RIN is the amplifier’s internal input resistance value
given in the Electrical Characteristics. Choose CIN such
that f-3dB is well below the lowest frequency of interest.
Table 6. Suggested Capacitor Manufacturers
PHONE
FAX
Taiyo Yuden
SUPPLIER
800-384-2496
800-925-0899
www.t-yuden.com
TDK
807-803-6100
847-390-4405
www.component.tdk.com
22
WEBSITE
______________________________________________________________________________________
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
Output Capacitor (C2)
The output capacitor value and ESR directly affect the
ripple at CPVSS. Increasing the value of C2 reduces
output ripple. Likewise, decreasing the ESR of C2
reduces both ripple and output resistance. Lower
capacitance values can be used in systems with low
maximum output power levels. See the Output Power
vs. Charge-Pump Capacitance graph in the Typical
Operating Characteristics.
CPVDD Bypass Capacitor
The CPVDD bypass capacitor (C3) lowers the output
impedance of the power supply and reduces the impact
of the MAX9756/MAX9757/MAX9758’s charge-pump
switching transients. Bypass CPVDD with C3, the same
value as C1, and place it physically close to CPVDD and
PGND (refer to the MAX9756/MAX9757/MAX9758
Evaluation Kit for a suggested layout).
Powering Other Circuits
from a Negative Supply
An additional benefit of the MAX9756/MAX9757/
MAX9758 is the internally generated negative supply
voltage (CPV SS ). CPV SS is used by the MAX9756/
MAX9757/MAX9758 to provide the negative supply for
the headphone amplifiers. It can also be used to power
other devices within a design. Current draw from
CPVSS should be limited to 5mA; exceeding this affects
the operation of the headphone amplifier. A typical
application is a negative supply to adjust the contrast
of LCD modules.
When considering the use of CPVSS in this manner,
note that the charge-pump voltage of CPVSS is roughly
proportional to CPVDD and is not a regulated voltage.
Layout and Grounding
Proper layout and grounding are essential for optimum
performance. Use large traces for the power-supply
inputs and amplifier outputs to minimize losses due to
parasitic trace resistance, as well as route heat away
from the device. Good grounding improves audio performance, minimizes crosstalk between channels, and
prevents any switching noise from coupling into the
audio signal. Connect CPGND, PGND, and GND
together at a single point on the PC board. Route
CPGND and all traces that carry switching transients
away from GND, PGND, and the traces and components in the audio signal path.
Connect all components associated with the charge
pump (C2 and C3) to the CPGND plane. Connect VSS
and CPVSS together at the device. Place the chargepump capacitors (C1, C2, and C3) as close to the
device as possible. Bypass HPVDD and PVDD with a
1µF capacitor to GND. Place the bypass capacitors as
close to the device as possible.
Use large, low-resistance output traces. As load impedance decreases, the current drawn from the device outputs increase. At higher current, the resistance of the
output traces decrease the power delivered to the load.
For example, when compared to a 0Ω trace, a 100mΩ
trace reduces the power delivered to a 4Ω load from
2.1W to 2W. Large output, supply, and GND traces also
improve the power dissipation of the device. The
MAX9756/MAX9757/MAX9758 thin QFN package features an exposed thermal pad on its underside. This pad
lowers the package’s thermal resistance by providing a
direct-heat conduction path from the die to the PC
board. Connect the exposed thermal pad to GND by
using a large pad and multiple vias to the GND plane.
______________________________________________________________________________________
23
MAX9756/MAX9757/MAX9758
Flying Capacitor (C1)
The value of the flying capacitor (C1) affects the load
regulation and output resistance of the charge pump. A
C1 value that is too small degrades the device’s ability to
provide sufficient current drive, which leads to a loss of
output voltage. Increasing the value of C1 improves load
regulation and reduces the charge-pump output resistance to an extent. See the Output Power vs. ChargePump Capacitance graph in the Typical Operating
Characteristics. Above 2.2µF, the on-resistance of the
switches and the ESR of C1 and C2 dominate.
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
MAX9756/MAX9757/MAX9758
MAX9756 Block Diagram
4.5V TO 5.5V
4.5V TO 5.5V
0.1µF
0.1µF
100µF
PVDD
VDD
32
9, 19
MAX9756
CIN
1µF
7 OUTL+
INL 1
LEFT-CHANNEL
AUDIO INPUT
GAIN/
VOLUME
BTL
AMPLIFIER
8 OUTL-
DR 25
CT 35
PREF 29
0.033µF
PEAK
DETECT
180kΩ
RIGHTCHANNEL
AUDIO INPUT
CIN
1µF
INR 36
21 OUTR+
GAIN/
VOLUME
CONTROL
BTL
AMPLIFIER
20 OUTR-
BIAS 26
CBIAS
1µF
0V TO
HPVDD
VDD
VOL 28
GAIN1 2
GAIN2 3
GAIN3 4
0.47µF
RB
47kΩ
18 HPVDD
VOLUME
AND GAIN
CONTROL
23 HPS
HEADPHONE
DETECTION
17 HPL
SHDN 27
SHUTDOWN
CONTROL
BEEP 5
BEEP
DETECTION
3V TO 5.5V
1µF
16 HPR
CPVDD 10
3V TO 5.5V
C1P 11
1µF
C1
1µF
C1N 13
CHARGE
PUMP
CPGND 12
C1
1µF
VDD
CPVSS 14
VSS 15
34 OUT
REGEN 24
LDO
IN 33
C3, C4
1µF
31
30 SET
4.65V OUTPUT TO CODEC
1µF
1µF
6, 22
GND
PGND
FIGURE SHOWN WITH AN ATTACK TIME = 495µs, RELEASE TIME = 990ms AND AN OUTPUT POWER LIMIT SET TO 1.2W, SPKR GAIN = 25.5dB, LDO SHOWN IN FIXED OUTPUT MODE, HPGAIN = 3dB.
24
______________________________________________________________________________________
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
4.5V TO 5.5V
4.5V TO 5.5V
0.1µF
0.1µF
100µF
PVDD
VDD
29
8, 18
MAX9757
CIN
1µF
6 OUTL+
INL 32
LEFT-CHANNEL
AUDIO INPUT
GAIN/
VOLUME
BTL
AMPLIFIER
7 OUTL-
DR 23
CT 30
PREF 27
100µF
PEAK
DETECT
180kΩ
RIGHTCHANNEL
AUDIO INPUT
CIN
1µF
INR 31
20 OUTR+
GAIN/
VOLUME
CONTROL
BTL
AMPLIFIER
19 OUTR-
BIAS 26
CBIAS
1µF
0V TO
HPVDD
VDD
VOL 28
GAIN1 1
GAIN2 2
GAIN3 3
0.47µF
RB
47kΩ
17 HPVDD
VOLUME
AND GAIN
CONTROL
22 HPS
HEADPHONE
DETECTION
15 HPL
SHDN 25
SHUTDOWN
CONTROL
BEEP 4
BEEP
DETECTION
3V TO 5.5V
1µF
16 HPR
CPVDD 9
3V TO 5.5V
C1P 10
1µF
C1
1µF
C1N 12
CHARGE
PUMP
CPGND 11
C2
1µF
CPVSS 13
VSS 14
28
5, 21
GND
PGND
FIGURE SHOWN WITH AN ATTACK TIME = 495µs, RELEASE TIME = 990ms AND AN OUTPUT POWER LIMIT SET TO 1.2W, SPKR GAIN = 25.5dB, HP GAIN = 3dB.
______________________________________________________________________________________
25
MAX9756/MAX9757/MAX9758
MAX9757 Block Diagram
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
MAX9756/MAX9757/MAX9758
MAX9758 Block Diagram
4.5V TO 5.5V
4.5V TO 5.5V
0.1µF
0.1µF
100µF
PVDD
VDD
29
8, 18
MAX9758
CIN
1µF
6 OUTL+
INL 32
LEFT-CHANNEL
AUDIO INPUT
VOLUME
BTL
AMPLIFIER
VOLUME
BTL
AMPLIFIER
CIN
1µF
RIGHT-CHANNEL
AUDIO INPUT
7 OUTL-
20 OUTR+
INR 31
19 OUTR-
BIAS 24
CBIAS
1µF
0V TO
HPVDD
VDD
VOL 26
GAIN1 1
GAIN2 2
GAIN3 3
0.47µF
RB
17 HPVDD
VOLUME
AND GAIN
CONTROL
22 HPS
HEADPHONE
DETECTION
15 HPL
SHDN 25
SHUTDOWN
CONTROL
BEEP 4
BEEP
DETECTION
3V TO 5.5V
1µF
16 HPR
CPVDD 9
3V TO 5.5V
C1P 10
1µF
C1
1µF
C1N 12
CHARGE
PUMP
CPGND 11
C2
1µF
CPVSS 13
VSS 14
VDD
3.3V OUTPUT TO CODEC
30 OUT
REGEN 23
LDO
10pF
82kΩ
1µF
27 SET
28
5, 21
GND
PGND
47kΩ
FIGURE SHOWN WITH SPKR GAIN = 25.5dB, LDO SHOWN IN ADJUSTABLE OUTPUT MODE SET TO 3.3V, HP GAIN = 3dB.
26
______________________________________________________________________________________
1µF
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
4.5V TO 5.5V
3V TO 5.5V
10µF
1µF
VDD
PVDD
HPVDD
IN
OUTL+
REGEN
1µF
INL
OUTL-
MAX9756
1µF
CODEC
INR
1µF
OUTR+
OUT
OUTR-
1µF
47kΩ
BEEP
HPL
SHDN
HPS
HPR
GAIN1
µC
GAIN2
GAIN3
HPVDD
DR
VOL
3V TO 5.5V
CPVDD
1µF
CPVSS
C1P
VSS
C1N
SET
PREF
CPGND
1µF
1µF
BIAS
180kΩ
BIAS
CT
0.1µF
0.033µF
GND
PGND
1µF
______________________________________________________________________________________
27
MAX9756/MAX9757/MAX9758
System Diagram
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
OUTRPVDD
OUTR+
PGND
HPS
REGEN
SHDN
TOP VIEW
BIAS
DR
MAX9756/MAX9757/MAX9758
Pin Configurations
27 26 25 24 23 22 21 20 19
VOL
PREF
28
18
HPVDD
29
17
HPL
HPR
SET
30
16
GND
VDD
IN
31
15
32
14
OUT
CT
INR
34
12
35
11
VSS
CPVSS
C1N
CPGND
C1P
36
10
CPVDD
MAX9756
4
5
6
7
8
9
BEEP
PGND
OUTL+
OUTL-
PVDD
INL
3
GAIN3
2
13
GAIN2
1
GAIN1
33
OUTR+
OUTR-
PVDD
HPVDD
19
PGND
OUTR-
20
HPS
OUTR+
21
REGEN
PGND
22
BIAS
HPS
23
PVDD
DR
24
HPVDD
BIAS
TQFN
6mm x 6mm
18
17
24
23
22
21
20
19
18
17
SHDN 25
16
HPL
SHDN 25
16
HPL
VOL 26
15
HPR
VOL 26
15
HPR
PREF 27
14
VSS
SET 27
14
VSS
13
CPVSS
GND 28
13
CPVSS
12
C1N
GND 28
MAX9757
MAX9758
12
C1N
VDD 29
CT 30
11
CPGND
OUT 30
11
CPGND
INR 31
10
C1P
INR 31
10
C1P
9
CPVDD
INL 32
9
CPVDD
VDD 29
6
7
8
1
2
3
4
5
6
7
8
PVDD
GAIN1
GAIN2
GAIN3
BEEP
PGND
OUTL+
OUTL-
PVDD
GAIN3
5
OUTL-
GAIN2
4
OUTL+
3
BEEP
2
PGND
1
GAIN1
INL 32
THIN QFN
5mm x 5mm
THIN QFN
5mm x 5mm
Chip Information
PROCESS: BICMOS
28
______________________________________________________________________________________
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
QFN THIN.EPS
D2
D
MARKING
b
CL
0.10 M C A B
D2/2
D/2
k
L
AAAAA
E/2
E2/2
CL
(NE-1) X e
E
DETAIL A
PIN # 1
I.D.
e/2
E2
PIN # 1 I.D.
0.35x45°
e
(ND-1) X e
DETAIL B
e
L1
L
CL
CL
L
L
e
e
0.10 C
A
C
0.08 C
A1 A3
PACKAGE OUTLINE,
16, 20, 28, 32, 40L THIN QFN, 5x5x0.8mm
-DRAWING NOT TO SCALE-
21-0140
I
1
2
______________________________________________________________________________________
29
MAX9756/MAX9757/MAX9758
Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information
go to www.maxim-ic.com/packages.)
MAX9756/MAX9757/MAX9758
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information
go to www.maxim-ic.com/packages.)
COMMON DIMENSIONS
EXPOSED PAD VARIATIONS
PKG.
16L 5x5
20L 5x5
28L 5x5
32L 5x5
40L 5x5
SYMBOL MIN. NOM. MAX. MIN. NOM. MAX. MIN. NOM. MAX. MIN. NOM. MAX. MIN. NOM. MAX.
A
A1
A3
b
D
E
e
0.70 0.75 0.80 0.70 0.75 0.80 0.70 0.75 0.80 0.70 0.75 0.80 0.70 0.75 0.80
0
0.02 0.05
0
0.02 0.05
0
0.02 0.05
0
0.02 0.05
0
0.02 0.05
0.20 REF.
0.20 REF.
0.20 REF.
0.20 REF.
0.20 REF.
0.25 0.30 0.35 0.25 0.30 0.35 0.20 0.25 0.30 0.20 0.25 0.30 0.15 0.20 0.25
4.90 5.00 5.10 4.90 5.00 5.10 4.90 5.00 5.10 4.90 5.00 5.10 4.90 5.00 5.10
4.90 5.00 5.10 4.90 5.00 5.10 4.90 5.00 5.10 4.90 5.00 5.10 4.90 5.00 5.10
0.80 BSC.
0.65 BSC.
0.50 BSC.
0.40 BSC.
0.50 BSC.
- 0.25 - 0.25 0.25 - 0.25 - 0.25 0.35 0.45
0.30 0.40 0.50 0.45 0.55 0.65 0.45 0.55 0.65 0.30 0.40 0.50 0.40 0.50 0.60
L1
- 0.30 0.40 0.50
16
40
N
20
28
32
ND
4
10
5
7
8
4
10
5
7
8
NE
WHHB
----WHHC
WHHD-1
WHHD-2
JEDEC
k
L
NOTES:
1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. N IS THE TOTAL NUMBER OF TERMINALS.
PKG.
CODES
T1655-2
T1655-3
T1655N-1
T2055-3
D2
3.00
3.00
3.00
3.00
3.00
T2055-4
T2055-5
3.15
T2855-3
3.15
T2855-4
2.60
T2855-5
2.60
3.15
T2855-6
T2855-7
2.60
T2855-8
3.15
T2855N-1 3.15
T3255-3
3.00
T3255-4
3.00
T3255-5
3.00
T3255N-1 3.00
T4055-1
3.20
4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL
CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE
OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1
IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
L
E2
exceptions
MIN. NOM. MAX. MIN. NOM. MAX. ±0.15
3.10
3.10
3.10
3.10
3.10
3.25
3.25
2.70
2.70
3.25
2.70
3.25
3.25
3.10
3.10
3.10
3.10
3.30
3.20
3.20
3.20
3.20
3.20
3.35
3.35
2.80
2.80
3.35
2.80
3.35
3.35
3.20
3.20
3.20
3.20
3.40
3.00
3.00
3.00
3.00
3.00
3.15
3.15
2.60
2.60
3.15
2.60
3.15
3.15
33.00
33.00
3.00
3.00
3.20
3.10
3.10
3.10
3.10
3.10
3.25
3.25
2.70
2.70
3.25
2.70
3.25
3.25
3.10
3.10
3.10
3.10
3.30
3.20
3.20
3.20
3.20
3.20
3.35
3.35
2.80
2.80
3.35
2.80
3.35
3.35
3.20
3.20
3.20
3.20
3.40
**
**
**
**
**
0.40
**
**
**
**
**
0.40
**
**
**
**
**
**
DOWN
BONDS
ALLOWED
YES
NO
NO
YES
NO
YES
YES
YES
NO
NO
YES
YES
NO
YES
NO
YES
NO
YES
** SEE COMMON DIMENSIONS TABLE
5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN
0.25 mm AND 0.30 mm FROM TERMINAL TIP.
6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR
T2855-3 AND T2855-6.
10. WARPAGE SHALL NOT EXCEED 0.10 mm.
11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
13. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.
-DRAWING NOT TO SCALE-
30
PACKAGE OUTLINE,
16, 20, 28, 32, 40L THIN QFN, 5x5x0.8mm
21-0140
______________________________________________________________________________________
I
2
2
2.3W Stereo Speaker Amplifiers and DirectDrive
Headphone Amplifiers with Automatic Level Control
QFN THIN.EPS
(NE-1) X e
E
E/2
k
D/2
CL
(ND-1) X e
D
D2
D2/2
e
b
E2/2
L
CL
k
E2
e
L
CL
CL
L1
L
L
e
A1
A2
e
A
PACKAGE OUTLINE
36, 40, 48L THIN QFN, 6x6x0.8mm
21-0141
F
1
2
NOTES:
1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. N IS THE TOTAL NUMBER OF TERMINALS.
4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1
SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE
ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm
FROM TERMINAL TIP.
6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR 0.4mm LEAD PITCH PACKAGE T4866-1.
10. WARPAGE SHALL NOT EXCEED 0.10 mm.
11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
12. NUMBER OF LEADS SHOWN FOR REFERENCE ONLY.
PACKAGE OUTLINE
36, 40, 48L THIN QFN, 6x6x0.8mm
21-0141
F
2
2
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 31
© 2006 Maxim Integrated Products
Quijano
Printed USA
is a registered trademark of Maxim Integrated Products, Inc.
MAX9756/MAX9757/MAX9758
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information
go to www.maxim-ic.com/packages.)
工商网监
湘ICP备2023018690号
