0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
1517-240F

1517-240F

  • 厂商:

    DATADELAY

  • 封装:

  • 描述:

    1517-240F - 5-TAP DIP DELAY LINE TD/TR = 3 - Data Delay Devices, Inc.

  • 数据手册
  • 价格&库存
1517-240F 数据手册
1517 14 13 12 11 10 9 8 Lead Material: Nickel-Iron alloy 42 TIN PLATE 1 2 3 4 5 6 7 .780 MAX. .280 MAX. See Table .015 TYP. .018 TYP. .070 MAX. .600±.010 6 Equal spaces each .100±.010 Non-Accumulative .010±.002 .350 MAX. Package Dimensions PASSIVE DELAY LINE TEST SPECIFICATIONS TEST CONDITIONS INPUT: o o Ambient Temperature: C ± 3 C 25 Input Pulse: High = 3.0V typical Low = 0.0V typical Source Impedance: 50Ω Max. Rise/Fall Time: 3.0 ns Max. (measured at 10% and 90% levels) Pulse WidthD 75ns): PERIN = 10 x TD D OUTPUT: Rload : 10MΩ Cload : 10pf Threshold: 50% (Rising & Falling) NOTE: The above conditions are for test only and do not in any way restrict the operation of the device. PERIN PWIN TRISE INPUT SIGNAL 90% 50% 10% TFALL VIH 90% 50% 10% VIL DFALL DRISE TRISE OUTPUT SIGNAL 90% 50% 10% TFALL VOH 90% 50% 10% VOL Timing Diagram Testing For OUT PULSE GENERATOR TRIG RIN IN DEVICE UNDER TEST (DUT) 50 Ω T1 T2 T3 T4 T5 IN TRIG OSCILLOSCOP RIN = ROUT = ZLINE ROUT Test Setup Doc #01007 10/30/01 DATA DELAY DEVICES, INC. Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com 2
1517-240F 价格&库存

很抱歉,暂时无法提供与“1517-240F”相匹配的价格&库存,您可以联系我们找货

免费人工找货