eGaN® FET DATASHEET
EPC2032
EPC2032 – Enhancement Mode Power Transistor
VDS , 100 V
RDS(on) , 4 mΩ
ID , 48 A
D
EFFICIENT POWER CONVERSION
G
HAL
S
Gallium Nitride’s exceptionally high electron mobility and low temperature coefficient allows very
low RDS(on), while its lateral device structure and majority carrier diode provide exceptionally low QG
and zero QRR. The end result is a device that can handle tasks where very high switching frequency,
and low on-time are beneficial as well as those where on-state losses dominate.
Maximum Ratings
PARAMETER
VDS
ID
VALUE
Drain-to-Source Voltage (Continuous)
100
Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)
120
Continuous (TA = 25°C, RθJA = 7°C/W)
48
Pulsed (25°C, TPULSE = 300 µs)
340
Gate-to-Source Voltage
6
Gate-to-Source Voltage
-4
TJ
Operating Temperature
-40 to 150
TSTG
Storage Temperature
-40 to 150
VGS
UNIT
V
A
V
EPC2032 eGaN® FETs are supplied only in
passivated die form with solder bumps.
Die Size: 4.6 mm x 2.6 mm
• High Speed DC-DC Conversion
• Motor Drive
• Industrial Automation
• Synchronous Rectification
• Class-D Audio
°C
Thermal Characteristics
PARAMETER
TYP
UNIT
RθJC
Thermal Resistance, Junction-to-Case
0.45
RθJB
Thermal Resistance, Junction-to-Board
3.9
RθJA
Thermal Resistance, Junction-to-Ambient (Note 1)
45
°C/W
Note 1: RθJA is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board.
See https://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.
Static Characteristics (TJ = 25°C unless otherwise stated)
PARAMETER
TEST CONDITIONS
MIN
100
TYP
MAX
UNIT
BVDSS
Drain-to-Source Voltage
VGS = 0 V, ID = 0.8 mA
IDSS
Drain-Source Leakage
VGS = 0 V, VDS = 80 V
0.1
0.6
mA
Gate-to-Source Forward Leakage
VGS = 5 V
1
9
mA
Gate-to-Source Reverse Leakage
VGS = -4 V
0.1
0.6
mA
IGSS
V
VGS(TH)
Gate Threshold Voltage
1.4
2.5
V
RDS(on)
Drain-Source On Resistance
VGS = 5 V, ID = 30 A
3
4
mΩ
VSD
Source-Drain Forward Voltage
IS = 0.5 A, VGS = 0 V
1.6
VDS = VGS, ID = 11 mA
0.8
V
All measurements were done with substrate connected to source.
EPC – POWER CONVERSION TECHNOLOGY LEADER | EPC-CO.COM | ©2020 |
| 1
eGaN® FET DATASHEET
EPC2032
Dynamic Characteristics (TJ = 25°C unless otherwise stated)
PARAMETER
TEST CONDITIONS
CISS
Input Capacitance
CRSS
Reverse Transfer Capacitance
COSS
Output Capacitance
COSS(ER)
Effective Output Capacitance, Energy Related (Note 2)
COSS(TR)
Effective Output Capacitance, Time Related (Note 3)
RG
Gate Resistance
QG
Total Gate Charge
QGS
Gate-to-Source Charge
QGD
Gate-to-Drain Charge
QG(TH)
Gate Charge at Threshold
QOSS
Output Charge
QRR
Source-Drain Recovery Charge
MIN
TYP
MAX
1270
1530
VDS = 50 V, VGS = 0 V
UNIT
14
800
pF
1200
1060
VDS = 0 to 50 V, VGS = 0 V
1320
0.4
VDS = 50 V, VGS = 5 V, ID = 30 A
Ω
12
15
3.1
VDS = 50 V, ID = 30 A
2
nC
2.3
VDS = 50 V, VGS = 0 V
66
100
0
All measurements were done with substrate connected to source.
Note 2: COSS(ER) is a fixed capacitance that gives the same stored energy as COSS while VDS is rising from 0 to 50% BVDSS.
Note 3: COSS(TR) is a fixed capacitance that gives the same charging time as COSS while VDS is rising from 0 to 50% BVDSS.
Figure 2: Transfer Characteristics
300
300
250
250
ID – Drain Current (A)
ID – Drain Current (A)
Figure 1: Typical Output Characteristics at 25°C
200
150
VGS = 5 V
VGS = 4 V
VGS = 3 V
VGS = 2 V
100
50
0
12
RDS(on) – Drain-to-Source Resistance (mΩ)
25˚C
125˚C
150
VDS = 3 V
100
50
0.5
1.0
1.5
2.0
VDS – Drain-to-Source Voltage (V)
2.5
6
4
2
2.0
2.5
3.0
3.5
4.0
VGS – Gate-to-Source Voltage (V)
4.5
1.0
1.5
2.0
2.5
3.0
3.5
VGS – Gate-to-Source Voltage (V)
4.0
4.5
5.0
12
ID = 15 A
ID = 30 A
ID = 60 A
ID = 120 A
8
0.5
Figure 4: RDS(on) vs. VGS for Various Temperatures
Figure 3: RDS(on) vs. VGS for Various Drain Currents
10
0
0
3.0
RDS(on) – Drain-to-Source Resistance (mΩ)
0
200
5.0
EPC – POWER CONVERSION TECHNOLOGY LEADER | EPC-CO.COM | ©2020 |
10
25˚C
125˚C
IVDDS==303 AV
8
6
4
2
0
2.0
2.5
3.0
3.5
4.0
VGS – Gate-to-Source Voltage (V)
4.5
5.0
| 2
eGaN® FET DATASHEET
EPC2032
Figure 5b: Capacitance (Log Scale)
Figure 5a: Capacitance (Linear Scale)
2500
COSS = CGD + CSD
CISS = CGD + CGS
CRSS = CGD
1000
Capacitance (pF)
Capacitance (pF)
2000
1500
1000
100
COSS = CGD + CSD
CISS = CGD + CGS
CRSS = CGD
10
500
0
0
20
40
60
80
1
100
0
20
40
60
80
100
VDS – Drain-to-Source Voltage (V)
VDS – Drain-to-Source Voltage (V)
Figure 6: Gate Charge
Figure 7: Reverse Drain-Source Characteristics
300
ID = 30 A
VGS = 50 V
4
ISD – Source-to-Drain Current (A)
VGS – Gate-to-Source Voltage (V)
5
3
2
1
0
150
100
50
0
0
5
10
0
15
Figure 8: Normalized On-State Resistance vs. Temperature
1.0
1.5
2.0
2.5
3.0
3.5
4.0
VSD – Source-to-Drain Voltage (V)
4.5
5.0
1.40
1.30
ID = 30 A
VGS = 5 V
Normalized Threshold Voltage
Normalized On-State Resistance RDS(on)
0.5
Figure 9: Normalized Threshold Voltage vs. Temperature
2.0
1.6
1.4
1.2
1.0
0.8
VGS = 0 V
200
QG – Gate Charge (nC)
1.8
25˚C
125˚C
250
ID = 11 mA
1.20
1.10
1.00
0.90
0.80
0.70
0
25
50
75
100
TJ – Junction Temperature (°C)
125
150
0.60
0
25
50
75
100
TJ – Junction Temperature (°C)
125
150
All measurements were done with substrate shortened to source.
EPC – POWER CONVERSION TECHNOLOGY LEADER | EPC-CO.COM | ©2020 |
| 3
eGaN® FET DATASHEET
EPC2032
Figure 11: Safe Operating Area
Figure 10: Gate Leakage Current
50
IG – Gate Current (mA)
I D – Drain Current (A)
25˚C
125˚C
40
30
20
Limited by RDS(on)
10
Pulse Width
100 ms
1
10 ms
1 ms
10
0
100
0.1
0
1
2
3
4
VGS – Gate-to-Source Voltage (V)
5
100 µs
0.1
6
1
10
100
VDS - Drain-Source Voltage (V)
TJ = Max Rated, TC = +25°C, Single Pulse
Figure 12: Transient Thermal Response Curves
ZθJB, Normalized Thermal Impedance
Junction-to-Board
1 Duty Cycle:
0.5
0.1
0.1
0.05
0.02
0.01
0.01
PDM
t1
0.001
Single Pulse
0.0001
10-5
10-4
t2
Notes:
Duty Factor: D = t1/t2
Peak TJ = PDM x ZθJB x RθJB + TB
10-3
10-2
10-1
1
10+1
tp, Rectangular Pulse Duration, seconds
ZθJC, Normalized Thermal Impedance
Junction-to-Case
1 Duty Cycle:
0.5
0.2
0.1
0.05
0.02
0.01
0.01
0.1
PDM
t1
0.001
Single Pulse
0.0001
10-6
10-5
t2
Notes:
Duty Factor: D = t1/t2
Peak TJ = PDM x ZθJC x RθJC + TC
10-4
10-3
10-2
10-1
1
tp, Rectangular Pulse Duration, seconds
EPC – POWER CONVERSION TECHNOLOGY LEADER | EPC-CO.COM | ©2020 |
| 4
eGaN® FET DATASHEET
EPC2032
TAPE AND REEL CONFIGURATION
e
8 mm pitch, 12 mm wide tape on 7” reel
d
f
Die
orientation
dot
2032
YYYY
ZZZZ
7” inch reel
Loaded Tape Feed Direction
g
a b c
DIM
EPC2032 (Note 1)
a
b
c (Note 2)
d
e
f (Note 2)
g
Dimension (mm)
Target MIN MAX
12.00 11.90 12.30
1.75
1.65 1.85
5.50
5.45 5.55
4.00
3.90 4.10
8.00
7.90 8.10
2.00
1.95 2.05
1.50
1.50 1.60
Gate
solder bump is
under this
corner
Die is placed into pocket
solder bump side down
(face side down)
Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/
JEDEC industry standard.
Note 2: Pocket position is relative to the sprocket hole measured as
true position of the pocket, not the pocket hole.
DIE MARKINGS
2032
YYYY
Die orientation dot
Part
Number
ZZZZ
Gate Pad bump is
under this corner
EPC2032
Laser Markings
Part #
Marking Line 1
Lot_Date Code
Marking Line 2
Lot_Date Code
Marking Line 3
2032
YYYY
ZZZZ
A
DIE OUTLINE
Solder Bump View
DIM
14
19
24
3
8
13
18
23
7
12
17
22
2
6
11
16
21
1
5
10
15
20
A
B
c
d
e
f
e
c
X4
B
MIN
Nominal
MAX
4570
2570
1000
500
285
332
4600
2600
1000
500
300
369
4630
2630
1000
500
315
406
Pads 1 and 2 are Gate;
e
d
9
X4
4
Micrometers
Pads 5, 6, 7, 8, 9, 15, 16, 17, 18, 19 are Drain;
f
Pads 3, 4, 10, 11, 13, 14, 20, 21, 22, 23, 24 are
Side View
790 typ
510 typ
Source;
Pad 12 is Substrate*
Seating plane
EPC – POWER CONVERSION TECHNOLOGY LEADER | EPC-CO.COM | ©2020 |
280+/−28
*Substrate pin should be connected to Source
| 5
eGaN® FET DATASHEET
EPC2032
RECOMMENDED
LAND PATTERN
1
5
10
15
20
Land pattern is solder mask defined
Solder mask opening is 330 µm
It is recommended to have on-Cu trace PCB vias
2
6
11
16
21
Pads 1 and 2 are Gate;
7
12
17
22
3
8
13
18
23
4
9
14
19
24
300
300
RECOMMENDED
STENCIL DRAWING
1000
X4
2600
500
(units in µm)
X4
4600
*Substrate pin should be connected to Source
330
Recommended stencil should be 4 mil (100 µm) thick,
must be laser cut, openings per drawing.
4600
(units in µm)
5
10
15
20
2
6
11
16
21
7
12
17
22
3
8
13
18
23
4
9
14
19
24
1000
X4
Additional assembly resources available at
https://epc-co.com/epc/DesignSupport/AssemblyBasics.aspx
2600
X4
1
500
300
RECOMMENDED
STENCIL DRAWING
330
Recommended stencil should be 4 mil (100 µm) thick,
must be laser cut, openings per drawing.
Option 2 : Intended for use with SAC305 Type 3 solder.
4600
5
10
15
20
2
6
11
16
21
7
12
17
22
3
8
13
18
23
4
9
14
19
24
300
1000
300
500
1
Additional assembly resources available at
https://epc-co.com/epc/DesignSupport/AssemblyBasics.aspx
2600
(units in µm)
300
Pads 3, 4, 10, 11, 13, 14, 20, 21, 22, 23, 24 are Source;
Pad 12 is Substrate*
Option 1 : Intended for use with SAC305 Type 4 solder.
300
Pads 5, 6, 7, 8, 9, 15, 16, 17, 18, 19 are Drain;
350
Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to
improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit
described herein; neither does it convey any license under its patent rights, nor the rights of others.
eGaN® is a registered trademark of Efficient Power Conversion Corporation.
EPC Patent Listing: epc-co.com/epc/AboutEPC/Patents.aspx
EPC – POWER CONVERSION TECHNOLOGY LEADER | EPC-CO.COM | ©2020 |
Information subject to
change without notice.
Revised June, 2020
| 6
