MC9328MXS

Freescale Semiconductor Advance Information MC9328MXS/D Rev. 0, 1/2005 MC9328MXS MC9328MXS Package Information Plastic Package (PBGA–225) Ordering Information See Table 2 on page 4 1 Introduction The i.MX (Media Extensions) series provides a leap in performance with an ARM9™ microprocessor core and highly integrated system functions. The i.MX products specifically address the requirements of the personal, portable product market by providing intelligent integrated peripherals, an advanced processor core, and power management capabilities. The i.MX processor features the advanced and powerefficient ARM920T™ core that operates at speeds up to 100 MHz. Integrated modules, which include a USB device and an LCD controller, support a suite of peripherals to enhance portable products. It is packaged in a 225-contact PBGA package. Figure 1 shows the functional block diagram of the i.MX processor. Contents Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Signals and Connections . . . . . . . . . . . . . . . . . . . .5 Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 Pin-Out and Package Information . . . . . . . . . . . .69 Contact Information . . . . . . . . . . . . . . . . . Last Page © Freescale Semiconductor, Inc., 2005. All rights reserved. This document contains information on a new product. Specifications and information herein are subject to change without notice. Introduction Figure 1. MC9328MXS Functional Block Diagram 1.1 Conventions This document uses the following conventions: • • • • • • • • OVERBAR is used to indicate a signal that is active when pulled low: for example, RESET. Logic level one is a voltage that corresponds to Boolean true (1) state. Logic level zero is a voltage that corresponds to Boolean false (0) state. To set a bit or bits means to establish logic level one. To clear a bit or bits means to establish logic level zero. A signal is an electronic construct whose state conveys or changes in state convey information. A pin is an external physical connection. The same pin can be used to connect a number of signals. Asserted means that a discrete signal is in active logic state. — Active low signals change from logic level one to logic level zero. — Active high signals change from logic level zero to logic level one. • Negated means that an asserted discrete signal changes logic state. — Active low signals change from logic level zero to logic level one. — Active high signals change from logic level one to logic level zero. • • LSB means least significant bit or bits, and MSB means most significant bit or bits. References to low and high bytes or words are spelled out. Numbers preceded by a percent sign (%) are binary. Numbers preceded by a dollar sign ($) or 0x are hexadecimal. MC9328MXS Advance Information, Rev. 0 2 Freescale Semiconductor Introduction 1.2 Features To support a wide variety of applications, the i.MX processor offers a robust array of features, including the following: • • • • • • • • • • • • • • • • • • • • • ARM920T™ Microprocessor Core AHB to IP Bus Interfaces (AIPIs) External Interface Module (EIM) SDRAM Controller (SDRAMC) DPLL Clock and Power Control Module Two Universal Asynchronous Receiver/Transmitters (UART 1 and UART 2) Serial Peripheral Interface (SPI) Two General-Purpose 32-bit Counters/Timers Watchdog Timer Real-Time Clock/Sampling Timer (RTC) LCD Controller (LCDC) Pulse-Width Modulation (PWM) Module Universal Serial Bus (USB) Device Direct Memory Access Controller (DMAC) Synchronous Serial Interface and Inter-IC Sound (SSI/I2S) Module Inter-IC (I2C) Bus Module General-Purpose I/O (GPIO) Ports Bootstrap Mode Power Management Features Operating Voltage Range: 1.7 V to 1.9 V core, 1.7 V to 3.3 V I/O 225-contact PBGA Package 1.3 Target Applications The i.MX processor is targeted for advanced information appliances, smart phones, Web browsers, and messaging applications. 1.4 Revision History Table 1 provides revision history for this release. This history includes technical content revisions only and not stylistic or grammatical changes. Table 1. MC9328MXS Data Sheet Revision History for Rev. 0 Revision Initial Release MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 3 Introduction 1.5 Reference Documents The following documents are required for a complete description of the MC9328MXS and are necessary to design properly with the device. Especially for those not familiar with the ARM920T processor or previous DragonBall products, the following documents are helpful when used in conjunction with this document. ARM Architecture Reference Manual (ARM Ltd., order number ARM DDI 0100) ARM9DT1 Data Sheet Manual (ARM Ltd., order number ARM DDI 0029) ARM Technical Reference Manual (ARM Ltd., order number ARM DDI 0151C) EMT9 Technical Reference Manual (ARM Ltd., order number DDI O157E) MC9328MXS Product Brief (order number MC9328MXSP/D) MC9328MXS Reference Manual (order number MC9328MXSRM/D) The Freescale manuals are available on the Freescale Semiconductors Web site at http://www.freescale.com/imx. These documents may be downloaded directly from the Freescale Web site, or printed versions may be ordered. The ARM Ltd. documentation is available from http://www.arm.com. 1.6 Ordering Information Table 2 provides ordering information for the 225-contact PBGA package. Table 2. MC9328MXS Ordering Information Package Type 225-contact PBGA Frequency 100 MHz Temperature -40OC to 85OC Solderball Type Standard Pb-free 0OC to 70OC Standard Pb-free 1. Contact your distribution center or Freescale sales office. Order Number MC9328MXSCVF10(R2) See Note1 MC9328MXSVF10(R2) See Note1 MC9328MXS Advance Information, Rev. 0 4 Freescale Semiconductor Signals and Connections 2 Signals and Connections Table 3 identifies and describes the i.MX processor signals that are assigned to package pins. The signals are grouped by the internal module that they are connected to. Table 3. MC9328MXS Signal Descriptions Signal Name Function/Notes External Bus/Chip-Select (EIM) A[24:0] D[31:0] EB0 EB1 EB2 EB3 OE CS [5:0] ECB LBA BCLK (burst clock) RW DTACK Address bus signals Data bus signals MSB Byte Strobe—Active low external enable byte signal that controls D [31:24]. Byte Strobe—Active low external enable byte signal that controls D [23:16]. Byte Strobe—Active low external enable byte signal that controls D [15:8]. LSB Byte Strobe—Active low external enable byte signal that controls D [7:0]. Memory Output Enable—Active low output enables external data bus. Chip-Select—The chip-select signals CS [3:2] are multiplexed with CSD [1:0] and are selected by the Function Multiplexing Control Register (FMCR). By default CSD [1:0] is selected. Active low input signal sent by a flash device to the EIM whenever the flash device must terminate an on-going burst sequence and initiate a new (long first access) burst sequence. Active low signal sent by a flash device causing the external burst device to latch the starting burst address. Clock signal sent to external synchronous memories (such as burst flash) during burst mode. RW signal—Indicates whether external access is a read (high) or write (low) cycle. Used as a WE input signal by external DRAM. DTACK signal—The external input data acknowledge signal. When using the external DTACK signal as a data acknowledge signal, the bus time-out monitor generates a bus error when a bus cycle is not terminated by the external DTACK signal after 1022 clock counts have elapsed. Bootstrap BOOT [3:0] System Boot Mode Select—The operational system boot mode of the i.MX processor upon system reset is determined by the settings of these pins. SDRAM Controller SDBA [4:0] SDIBA [3:0] MA [11:10] MA [9:0] DQM [3:0] CSD0 CSD1 SDRAM non-interleave mode bank address multiplexed with address signals A [15:11]. These signals are logically equivalent to core address p_addr [25:21] in SDRAM cycles. SDRAM interleave addressing mode bank address multiplexed with address signals A [19:16]. These signals are logically equivalent to core address p_addr [12:9] in SDRAM cycles. SDRAM address signals SDRAM address signals which are multiplexed with address signals A [10:1]. MA [9:0] are selected on SDRAM cycles. SDRAM data enable SDRAM Chip-select signal which is multiplexed with the CS2 signal. These two signals are selectable by programming the system control register. SDRAM Chip-select signal which is multiplexed with CS3 signal. These two signals are selectable by programming the system control register. By default, CSD1 is selected, so it can be used as boot chip-select by properly configuring BOOT [3:0] input pins. SDRAM Row Address Select signal RAS MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 5 Signals and Connections Table 3. MC9328MXS Signal Descriptions (Continued) Signal Name CAS SDWE SDCKE0 SDCKE1 SDCLK RESET_SF SDRAM Column Address Select signal SDRAM Write Enable signal SDRAM Clock Enable 0 SDRAM Clock Enable 1 SDRAM Clock Not Used Clocks and Resets EXTAL16M XTAL16M EXTAL32K XTAL32K CLKO RESET_IN RESET_OUT POR Crystal input (4 MHz to 16 MHz), or a 16 MHz oscillator input when the internal oscillator circuit is shut down. Crystal output 32 kHz crystal input 32 kHz crystal output Clock Out signal selected from internal clock signals. Master Reset—External active low Schmitt trigger input signal. When this signal goes active, all modules (except the reset module and the clock control module) are reset. Reset Out—Internal active low output signal from the Watchdog Timer module and is asserted from the following sources: Power-on reset, External reset (RESET_IN), and Watchdog time-out. Power On Reset—Internal active high Schmitt trigger input signal. The POR signal is normally generated by an external RC circuit designed to detect a power-up event. JTAG TRST TDO TDI TCK TMS Test Reset Pin—External active low signal used to asynchronously initialize the JTAG controller. Serial Output for test instructions and data. Changes on the falling edge of TCK. Serial Input for test instructions and data. Sampled on the rising edge of TCK. Test Clock to synchronize test logic and control register access through the JTAG port. Test Mode Select to sequence the JTAG test controller’s state machine. Sampled on the rising edge of TCK. DMA BIG_ENDIAN Big Endian—Input signal that determines the configuration of the external chip-select space. If it is driven logic-high at reset, the external chip-select space will be configured to little endian. If it is driven logic-low at reset, the external chip-select space will be configured to big endian. External DMA request pin. ETM ETMTRACESYNC ETMTRACECLK ETMPIPESTAT [2:0] ETMTRACEPKT [7:0] ETM sync signal which is multiplexed with A24. ETMTRACESYNC is selected in ETM mode. ETM clock signal which is multiplexed with A23. ETMTRACECLK is selected in ETM mode. ETM status signals which are multiplexed with A [22:20]. ETMPIPESTAT [2:0] are selected in ETM mode. ETM packet signals which are multiplexed with ECB, LBA, BCLK(burst clock), PA17, A [19:16]. ETMTRACEPKT [7:0] are selected in ETM mode. LCD Controller LD [15:0] LCD Data Bus—All LCD signals are driven low after reset and when LCD is off. Function/Notes DMA_REQ MC9328MXS Advance Information, Rev. 0 6 Freescale Semiconductor Signals and Connections Table 3. MC9328MXS Signal Descriptions (Continued) Signal Name FLM/VSYNC LP/HSYNC LSCLK ACD/OE CONTRAST SPL_SPR PS CLS REV SPI1_MOSI SPI1_MISO SPI1_SS SPI1_SCLK SPI1_SPI_RDY Function/Notes Frame Sync or Vsync—This signal also serves as the clock signal output for the gate driver (dedicated signal SPS for Sharp panel HR-TFT). Line pulse or H sync Shift clock Alternate crystal direction/output enable. This signal is used to control the LCD bias voltage as contrast control. Program horizontal scan direction (Sharp panel dedicated signal). Control signal output for source driver (Sharp panel dedicated signal). Start signal output for gate driver. This signal is an inverted version of PS (Sharp panel dedicated signal). Signal for common electrode driving signal preparation (Sharp panel dedicated signal). SPI 1 Master Out/Slave In Slave In/Master Out Slave Select (Selectable polarity) Serial Clock Serial Data Ready General Purpose Timers TIN TMR2OUT USBD_VMO USBD_VPO USBD_VM USBD_VP USBD_SUSPND USBD_RCV USBD_OE USBD_AFE UART1_RXD UART1_TXD UART1_RTS UART1_CTS UART2_RXD UART2_TXD UART2_RTS UART2_CTS UART2_DSR Timer Input Capture or Timer Input Clock—The signal on this input is applied to both timers simultaneously. Timer 2 Output USB Device USB Minus Output USB Plus Output USB Minus Input USB Plus Input USB Suspend Output USB Receive Data USB OE USB Analog Front End Enable UARTs – IrDA/Auto-Bauding Receive Data Transmit Data Request to Send Clear to Send Receive Data Transmit Data Request to Send Clear to Send Data Set Ready MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 7 Signals and Connections Table 3. MC9328MXS Signal Descriptions (Continued) Signal Name UART2_RI UART2_DCD UART2_DTR SSI_TXDAT SSI_RXDAT SSI_TXCLK SSI_RXCLK SSI_TXFS SSI_RXFS Ring Indicator Data Carrier Detect Data Terminal Ready Serial Audio Port – SSI (configurable to I2S protocol) Transmit Data Receive Data Transmit Serial Clock Receive Serial Clock Transmit Frame Sync Receive Frame Sync I2C I2C_SCL I2C_SDA I2C Clock I2C Data PWM PWMO PWM Output Test Function TRISTATE Forces all I/O signals to high impedance for test purposes. For normal operation, terminate this input with a 1 k ohm resistor to ground. (TRI-STATE® is a registered trademark of National Semiconductor.) General Purpose Input/Output PA[14:3] PB[13:8] Dedicated GPIO Dedicated GPIO Digital Supply Pins NVDD NVSS Digital Supply for the I/O pins Digital Ground for the I/O pins Supply Pins – Analog Modules AVDD AVSS Supply for analog blocks Quiet ground for analog blocks Internal Power Supply QVDD QVSS Power supply pins for silicon internal circuitry Ground pins for silicon internal circuitry Substrate Supply Pins SVDD SGND Supply routed through substrate of package; not to be bonded Ground routed through substrate of package; not to be bonded Function/Notes MC9328MXS Advance Information, Rev. 0 8 Freescale Semiconductor Specifications 3 Specifications This section contains the electrical specifications and timing diagrams for the i.MX processor. 3.1 Maximum Ratings Table 4 provides information on maximum ratings which are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits listed in Recommended Operating Range Table 5 on page 9 or the DC Characteristics table. Table 4. Maximum Ratings Symbol NVDD QVDD AVDD BTRFVDD VESD_HBM VESD_MM ILatchup Test Pmax 1. 2. DC I/O Supply Voltage DC Internal (core = 100 MHz) Supply Voltage DC Analog Supply Voltage DC Bluetooth Supply Voltage ESD immunity with HBM (human body model) ESD immunity with MM (machine model) Latch-up immunity Storage temperature Power Consumption Rating Minimum -0.3 -0.3 -0.3 -0.3 – – – -55 8001 Maximum 3.3 1.9 3.3 3.3 2000 100 200 150 13002 Unit V V V V V V mA °C mW A typical application with 30 pads simultaneously switching assumes the GPIO toggling and instruction fetches from the ARM® core-that is, 7x GPIO, 15x Data bus, and 8x Address bus. A worst-case application with 70 pads simultaneously switching assumes the GPIO toggling and instruction fetches from the ARM core-that is, 32x GPIO, 30x Data bus, 8x Address bus. These calculations are based on the core running its heaviest OS application at 100MHz, and where the whole image is running out of SDRAM. QVDD at 1.9V, NVDD and AVDD at 3.3V, therefore, 180mA is the worst measurement recorded in the factory environment, max 5mA is consumed for OSC pads, with each toggle GPIO consuming 4mA. 3.2 Recommended Operating Range Table 5 provides the recommended operating ranges for the supply voltages and temperatures. The i.MX processor has multiple pairs of VDD and VSS power supply and return pins. QVDD and QVSS pins are used for internal logic. All other VDD and VSS pins are for the I/O pads voltage supply, and each pair of VDD and VSS provides power to the enclosed I/O pads. This design allows different peripheral supply voltage levels in a system. Because AVDD pins are supply voltages to the analog pads, it is recommended to isolate and noise-filter the AVDD pins from other VDD pins. For more information about I/O pads grouping per VDD, please refer to Table 3 on page 5. Table 5. Recommended Operating Range Symbol TA Operating temperature range MC9328MXSVF10 Rating Minimum 0 Maximum 70 Unit °C MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 9 Specifications Table 5. Recommended Operating Range (Continued) Symbol TA NVDD NVDD QVDD AVDD Operating temperature range MC9328MXSCVF10 I/O supply voltage (if using SPI, LCD, and USBd which are only 3 V interfaces) I/O supply voltage (if not using the peripherals listed above) Internal supply voltage (Core = 100 MHz) Analog supply voltage Rating Minimum -40 2.70 1.70 1.70 1.70 Maximum 85 3.30 3.30 1.90 3.30 Unit °C V V V V 3.3 Power Sequence Requirements For required power-up and power-down sequencing, please refer to the "Power-Up Sequence" section of application note AN2537 on the i.MX application processor website. 3.4 DC Electrical Characteristics Table 6 contains both maximum and minimum DC characteristics of the i.MX processor. Table 6. Maximum and Minimum DC Characteristics Number or Symbol Iop Parameter Full running operating current at 1.8V for QVDD, 3.3V for NVDD/AVDD (Core = 96 MHz, System = 96 MHz, driving TFT display panel, and OS with MMU enabled memory system is running on external SDRAM). Standby current (Core = 100 MHz, QVDD = 1.8V, temp = 25°C) Standby current (Core = 100 MHz, QVDD = 1.8V, temp = 55°C) Standby current (Core = 100 MHz, QVDD = 1.9V, temp = 25°C) Standby current (Core = 100 MHz, QVDD = 1.9V, temp = 55°C) Input high voltage Input low voltage Output high voltage (IOH = 2.0 mA) Output low voltage (IOL = -2.5 mA) Input low leakage current (VIN = GND, no pull-up or pull-down) Min – Typical QVDD at 1.8V = 120mA; NVDD+AVDD at 3.0V = 30mA 25 Max – Unit mA Sidd1 Sidd2 Sidd3 Sidd4 VIH VIL VOH VOL IIL – – µA µA µA µA – 45 – – 35 – – 60 – 0.7VDD – 0.7VDD – – – – – – – Vdd+0.2 0.4 Vdd 0.4 ±1 V V V V µA MC9328MXS Advance Information, Rev. 0 10 Freescale Semiconductor Specifications Table 6. Maximum and Minimum DC Characteristics (Continued) Number or Symbol IIH IOH IOL IOZ Ci Co Parameter Input high leakage current (VIN = VDD, no pull-up or pull-down) Output high current (VOH = 0.8VDD, VDD = 1.8V) Output low current (VOL = 0.4V, VDD = 1.8V) Output leakage current (Vout = VDD, output is high impedence) Input capacitance Output capacitance Min – Typical – Max ±1 Unit µA – – 4.0 mA -4.0 – – mA µA – – ±5 – – – – 5 5 pF pF 3.5 AC Electrical Characteristics The AC characteristics consist of output delays, input setup and hold times, and signal skew times. All signals are specified relative to an appropriate edge of other signals. All timing specifications are specified at a system operating frequency from 0 MHz to 96 MHz (core operating frequency 100 MHz) with an operating supply voltage from VDD min to VDD max under an operating temperature from TL to TH. All timing is measured at 30 pF loading. Table 7. Tristate Signal Timing Pin TRISTATE Parameter Time from TRISTATE activate until I/O becomes Hi-Z Minimum – Maximum 20.8 Unit ns Table 8. 32k/16M Oscillator Signal Timing Parameter EXTAL32k input jitter (peak to peak) EXTAL32k startup time EXTAL16M input jitter (peak to peak) 1 EXTAL16M startup time 1 1. Minimum – 800 – TBD RMS 5 – TBD – Maximum 20 – TBD – Unit ns ms – – The 16 MHz oscillator is not recommended for use in new designs. MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 11 Specifications 3.6 Embedded Trace Macrocell All registers in the ETM9 are programmed through a JTAG interface. The interface is an extension of the ARM920T processor’s TAP controller, and is assigned scan chain 6. The scan chain consists of a 40-bit shift register comprised of the following: • • • 32-bit data field 7-bit address field A read/write bit The data to be written is scanned into the 32-bit data field, the address of the register into the 7-bit address field, and a 1 into the read/write bit. A register is read by scanning its address into the address field and a 0 into the read/write bit. The 32-bit data field is ignored. A read or a write takes place when the TAP controller enters the UPDATE-DR state. The timing diagram for the ETM9 is shown in Figure 2. See Table 9 for the ETM9 timing parameters used in Figure 2. 2a 3a TRACECLK 1 2b 3b TRACECLK (Half-Rate Clocking Mode) Output Trace Port Valid Data Valid Data 4a 4b Figure 2. Trace Port Timing Diagram Table 9. Trace Port Timing Diagram Parameter Table Ref No. 1 2a 2b 3a 3b 4a 4b 1.8 ± 0.1 V Parameter Minimum CLK frequency Clock high time Clock low time Clock rise time Clock fall time Output hold time Output setup time 0 1.3 3 – – 2.28 3.42 Maximum 85 – – 4 3 – – Minimum 0 2 2 – – 2 3 Maximum 100 – – 3 3 – – MHz ns ns ns ns ns ns 3.0 ± 0.3 V Unit MC9328MXS Advance Information, Rev. 0 12 Freescale Semiconductor Specifications 3.7 DPLL Timing Specifications Parameters of the DPLL are given in Table 10. In this table, Tref is a reference clock period after the pre-divider and Tdck is the output double clock period. Table 10. DPLL Specifications Parameter Reference clock freq range Pre-divider output clock freq range Double clock freq range Pre-divider factor (PD) Total multiplication factor (MF) MF integer part MF numerator MF denominator Pre-multiplier lock-in time Freq lock-in time after full reset Freq lock-in time after partial reset Phase lock-in time after full reset Phase lock-in time after partial reset Freq jitter (p-p) Vcc = 1.8V Vcc = 1.8V Test Conditions Minimum 5 5 Typical – – Maximum 100 30 Unit MHz MHz Vcc = 1.8V – Includes both integer and fractional parts – Should be less than the denominator – – FOL mode for non-integer MF (does not include pre-multi lock-in time) FOL mode for non-integer MF (does not include pre-multi lock-in time) FPL mode and integer MF (does not include pre-multi lock-in time) FPL mode and integer MF (does not include pre-multi lock-in time) – 80 1 5 5 0 1 – 250 – – – – – – – 280 (56 µs) 250 (50 µs) 350 (70 µs) 320 (64 µs) 0.005 (0.01%) 1.0 (10%) – – 220 16 15 15 1022 1023 312.5 300 MHz – – – – – µsec Tref Tref Tref Tref 2•Tdck ns 220 270 300 400 270 370 – 0.01 Phase jitter (p-p) Integer MF, FPL mode, Vcc=1.8V – 1.5 Power supply voltage Power dissipation – FOL mode, integer MF, fdck = 100 MHz, Vcc = 1.8V 1.7 – 2.5 4 V mW MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 13 Specifications 3.8 Reset Module The timing relationships of the Reset module with the POR and RESET_IN are shown in Figure 3 and Figure 4. NOTE: Be aware that NVDD must ramp up to at least 1.8V before QVDD is powered up to prevent forward biasing. 90% AVDD 1 POR 10% AVDD RESET_POR 2 Exact 300ms RESET_DRAM 3 7 cycles @ CLK32 HRESET RESET_OUT 4 14 cycles @ CLK32 CLK32 HCLK Figure 3. Timing Relationship with POR MC9328MXS Advance Information, Rev. 0 14 Freescale Semiconductor Specifications 5 RESET_IN 14 cycles @ CLK32 HRESET RESET_OUT 4 6 CLK32 HCLK Figure 4. Timing Relationship with RESET_IN Table 11. Reset Module Timing Parameter Table Ref No. 1 2 3 4 5 6 1. 1.8 ± 0.1 V Parameter Min Width of input POWER_ON_RESET Width of internal POWER_ON_RESET (CLK32 at 32 kHz) 7K to 32K-cycle stretcher for SDRAM reset 14K to 32K-cycle stretcher for internal system reset HRESERT and output reset at pin RESET_OUT Width of external hard-reset RESET_IN 4K to 32K-cycle qualifier note1 300 7 14 4 4 Max – 300 7 14 – 4 Min note1 300 7 14 4 4 Max – 300 7 14 – 4 – ms Cycles of CLK32 Cycles of CLK32 Cycles of CLK32 Cycles of CLK32 3.0 ± 0.3 V Unit POR width is dependent on the 32 or 32.768 kHz crystal oscillator start-up time. Design margin should allow for crystal tolerance, i.MX chip variations, temperature impact, and supply voltage influence. Through the process of supplying crystals for use with CMOS oscillators, crystal manufacturers have developed a working knowledge of start-up time of their crystals. Typically, start-up times range from 400 ms to 1.2 seconds for this type of crystal. If an external stable clock source (already running) is used instead of a crystal, the width of POR should be ignored in calculating timing for the start-up process. MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 15 Specifications 3.9 External Interface Module The External Interface Module (EIM) handles the interface to devices external to the i.MX processor, including the generation of chip-selects for external peripherals and memory. The timing diagram for the EIM is shown in Figure 5, and Table 12 on page 16 defines the parameters of signals. (HCLK) Bus Clock 1a 1b Address Chip-select 2a 2b 3a 3b Read (Write) OE (rising edge) OE (falling edge) EB (rising edge) EB (falling edge) 6a 5a 4a 4b 4c 4d 5b 5c 5d LBA (negated falling edge) 6b LBA (negated rising edge) 6a 6c 7a 7b BCLK (burst clock) - rising edge BCLK (burst clock) - falling edge 7c 7d 8b Read Data 9a 8a 9b Write Data (negated falling) 9a 9c Write Data (negated rising) DTACK_B 10a 10a Figure 5. EIM Bus Timing Diagram Table 12. EIM Bus Timing Parameter Table 1.8 ± 0.1 V Ref No. 1a 1b Parameter Min Clock fall to address valid Clock fall to address invalid 2.48 1.55 Typical 3.31 2.48 Max 9.11 5.69 Min 2.4 1.5 Typical 3.2 2.4 Max 8.8 5.5 ns ns 3.0 ± 0.3 V Unit MC9328MXS Advance Information, Rev. 0 16 Freescale Semiconductor Specifications Table 12. EIM Bus Timing Parameter Table (Continued) 1.8 ± 0.1 V Ref No. 2a 2b 3a 3b 4a 4b 4c 4d 5a 5b 5c 5d 6a 6b 6c 7a 7b 7c 7d 8a 8b 9a 9b 9c 10a 1. Parameter Min Clock fall to chip-select valid Clock fall to chip-select invalid Clock fall to Read (Write) Valid Clock fall to Read (Write) Invalid Clock rise to Output Enable Valid Clock1 rise to Output Enable Invalid Clock fall to Output Enable Valid Clock fall to Output Enable Invalid Clock1 rise to Enable Bytes Valid Clock1 rise to Enable Bytes Invalid Clock fall to Enable Bytes Valid Clock1 fall to Enable Bytes Invalid 1 1 1 1 3.0 ± 0.3 V Unit Max 7.87 6.31 6.52 6.11 6.85 6.55 7.04 6.73 5.54 5.24 5.69 5.38 6.73 6.83 6.45 5.64 5.84 5.59 5.80 – – 6.85 5.69 – – Min 2.6 1.5 1.3 1.8 2.3 2.1 2.3 2.1 1.9 1.8 1.9 1.7 2.0 1.9 1.9 1.6 1.6 1.5 1.5 5.5 0 1.8 1.4 1.62 2.5 Typical 3.2 2.4 2.7 2.5 2.6 2.5 2.6 2.5 2.5 2.4 2.5 2.4 2.7 2.7 2.6 2.6 2.6 2.4 2.5 – – 2.7 2.4 – – Max 7.6 6.1 6.3 5.9 6.8 6.5 6.8 6.5 5.5 5.2 5.5 5.2 6.5 6.6 6.4 5.6 5.8 5.4 5.6 – – 6.8 5.5 – – ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Typical 3.31 2.48 2.79 2.59 2.62 2.52 2.69 2.59 2.52 2.42 2.59 2.48 2.79 2.79 2.62 2.62 2.62 2.48 2.59 – – 2.72 2.48 – – 2.69 1.55 1.35 1.86 2.32 2.11 2.38 2.17 1.91 1.81 1.97 1.76 2.07 1.97 1.91 1.61 1.61 1.55 1.55 5.54 0 1.81 1.45 1.63 2.52 Clock1 fall to Load Burst Address Valid Clock1 fall to Load Burst Address Invalid Clock1 1 rise to Load Burst Address Invalid Clock rise to Burst Clock rise Clock 1rise to Burst Clock fall Clock1 fall to Burst Clock rise Clock fall to Burst Clock fall Read Data setup time Read Data hold time Clock1 rise to Write Data Valid Clock fall to Write Data Invalid Clock1 rise to Write Data Invalid 1 1 DTACK setup time Clock refers to the system clock signal, HCLK, generated from the System DPLL MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 17 Specifications 3.9.1 DTACK Signal Description The DTACK signal is the external input data acknowledge signal. When using the external DTACK signal as a data acknowledge signal, the bus time-out monitor generates a bus error when a bus cycle is not terminated by the external DTACK signal after 1022 HCLK counts have elapsed. Only the CS5 group supports DTACK signal function when the external DTACK signal is used for data acknowledgement. 3.9.2 DTACK Signal Timing Figure 6 through Figure 9 show the access cycle timing used by chip-select 5. The signal values and units of measure for this figure are found in the associated tables. MC9328MXS Advance Information, Rev. 0 18 Freescale Semiconductor Specifications 3.9.2.1 DTACK Read Cycle without DMA 3 Address 2 CS5 8 1 EB programmable min 0ns 5 4 9 OE DTACK DATABUS (input to i.MX) 10 6 7 Figure 6. DTACK Read Cycle without DMA Table 13. Read Cycle without DMA: WSC = 111111, DTACK_SEL=0, HCLK=96MHz 3.0 ± 0.3 V Number 1 2 3 4 5 6 7 8 9 10 Characteristic Minimum OE and EB assertion time CS5 pulse width OE negated to address inactive DTACK asserted after CS5 asserted DTACK asserted to OE negated Data hold timing after OE negated Data ready after DTACK asserted OE negated to CS negated OE negated after EB negated DTACK pulse width See note 3 3T 46.39 – 3T+1.83 0 0 0.5T-0.68 0.06 1T Maximum – – – 1019T 4T+6.6 – T 0.5T-0.06 0.18 3T ns ns ns ns ns ns ns ns ns ns Unit Note: 1. DTACK asserted means DTACK becomes low level. 2. T is the system clock period. (For 96 MHz system clock, T=10.42 ns) 3. OE and EB assertion time is programmable by OEA bit in CS5L register. EB assertion in read cycle will occur only when EBC bit in CS5L register is clear. 4. Address becomes valid and CS asserts at the start of read access cycle. 5. The external DTACK input requirement is eliminated when CS5 is programmed to use internal wait state. MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 19 Specifications 3.9.2.2 DTACK Read Cycle DMA Enabled 4 Address 2 CS5 9 10 3 6 1 EB programmable min 0ns OE RW (logic high) DTACK 5 7 11 DATABUS (input to i.MX) 8 Figure 7. DTACK Read Cycle DMA Enabled Table 14. Read Cycle DMA Enabled: WSC = 111111, DTACK_SEL=0, HCLK=96MHz 3.0 ± 0.3 V Number 1 2 3 4 5 6 7 8 9 10 11 Characteristic Minimum OE and EB assertion time CS pulse width OE negated before CS5 is negated Address inactive before CS negated DTACK asserted after CS5 asserted DTACK asserted to OE negated Data hold timing after OE negated Data ready after DTACK is asserted CS deactive to next CS active OE negate after EB negate DTACK pulse width See note 3 3T 0.5T-0.68 – – 3T+1.83 0 – T 0.06 1T Maximum – – 0.5T-0.06 0.3 1019T 4T+6.6 – T – 0.18 3T ns ns ns ns ns ns ns ns ns ns ns Unit Note: 1. DTACK asserted means DTACK becomes low level. 2. T is the system clock period. (For 96 MHz system clock, T=10.42 ns) 3. OE and EB assertion time is programmable by OEA bit in CS5L register. EB assertion in read cycle will occur only when EBC bit in CS5L register is clear. 4. Address becomes valid and CS asserts at the start of read access cycle. 5. The external DTACK input requirement is eliminated when CS5 is programmed to use internal wait state. MC9328MXS Advance Information, Rev. 0 20 Freescale Semiconductor Specifications 3.9.2.3 DTACK Write Cycle without DMA 5 Address 1 CS5 3 programmable min 0ns 10 2 EB programmable min 0ns 4 7 RW OE (logic high) DTACK 6 11 8 Databus (input to i.MX) 9 Figure 8. DTACK Write Cycle without DMA Table 15. Write Cycle without DMA: WSC = 111111, DTACK_SEL=0, HCLK=96MHz 3.0 ± 0.3 V Number 1 2 3 4 5 6 7 8 9 10 11 Characteristic Minimum CS5 assertion time EB assertion time CS5 pulse width RW negated before CS5 is negated RW negated to address inactive DTACK asserted after CS5 asserted DTACK asserted to RW negated Data hold timing after RW negated Data ready after CS5 is asserted EB negated after CS5 is negated DTACK pulse width See note 3 See note 3 3T 1.5T-2.44 57.31 – 2T+2.37 1.5T-3.99 – 0.5T 1T Maximum – – – 1.5T-0.8 – 1019T 3T+6.6 – T 0.5T+0.5 3T ns ns ns ns ns ns ns ns ns ns ns Unit Note: 1. DTACK asserted means DTACK becomes low level. 2. T is the system clock period. (For 96 MHz system clock, T=10.42 ns) 3. CS5 assertion can be controlled by CSA bits. EB assertion can also be programmed by WEA bits in the CS5L register. 4. Address becomes valid and RW asserts at the start of write access cycle. 5. The external DTACK input requirement is eliminated when CS5 is programmed to use internal wait state. MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 21 Specifications 3.9.2.4 DTACK Write Cycle DMA Enabled 5 Address 1 CS5 programmable min 0ns programmable min 0ns 3 10 2 EB 11 4 RW 7 OE (logic high) DTACK 6 9 12 8 DATABUS (output to i.MX) Figure 9. DTACK Write Cycle DMA Enabled Table 16. Write Cycle DMA Enabled: WSC = 111111, DTACK_SEL=0, HCLK=96MHz 3.0 ± 0.3 V Number 1 2 3 4 5 6 7 8 9 10 11 12 Characteristic Minimum CS5 assertion time EB assertion time CS5 pulse width RW negated before CS5 is negated Address inactive after CS negated DTACK asserted after CS5 asserted DTACK asserted to RW negated Data hold timing after RW negated Data ready after CS5 is asserted CS deactive to next CS active EB negate after CS negate DTACK pulse width See note 3 See note 3 3T 1.5T-2.44 – – 2T+2.37 1.5T-3.99 – T 0.5T 1T Maximum – – – 1.5T-0.8 0.3 1019T 3T+6.6 – T – 0.5T+0.5 3T ns ns ns ns ns ns ns ns ns ns ns ns Unit Note: 1. DTACK asserted means DTACK becomes low level. 2. T is the system clock period. (For 96 MHz system clock, T=10.42 ns) 3. CS5 assertion can be controlled by CSA bits. EB assertion also can be programmed by WEA bits in the CS5L register. 4. Address becomes valid and RW asserts at the start of write access cycle. 5.The external DTACK input requirement is eliminated when CS5 is programmed to use internal wait state. MC9328MXS Advance Information, Rev. 0 22 Freescale Semiconductor Specifications 3.9.2.5 WAIT Read Cycle without DMA 3 Address 2 CS5 8 1 EB programmable min 0ns 9 5 OE 4 WAIT 7 DATABUS (input to i.MX) 6 10 11 Figure 10. WAIT Read Cycle without DMA Table 17. WAIT Read Cycle without DMA: WSC = 111111, DTACK_SEL=1, HCLK=96MHz 3.0 ± 0.3 V Number 1 2 3 4 5 6 7 8 9 10 11 Characteristic Minimum OE and EB assertion time CS5 pulse width OE negated to address inactive Wait asserted after OE asserted Wait asserted to OE negated Data hold timing after OE negated Data ready after wait asserted OE negated to CS negated OE negated after EB negated Become low after CS5 asserted Wait pulse width See note 2 3T 56.81 – 2T+1.57 T-1.49 0 1.5T-0.68 0.06 0 1T Maximum – – 57.28 1020T 3T+7.33 – T 1.5T-0.06 0.18 1019T 1020T ns ns ns ns ns ns ns ns ns ns ns Unit Note: 1. T is the system clock period. (For 96 MHz system clock, T=10.42 ns) 2. OE and EB assertion time is programmable by OEA bit in CS5L register. EB assertion in read cycle will occur only when EBC bit in CS5L register is clear. 3. Address becomes valid and CS asserts at the start of read access cycle. 4. The external wait input requirement is eliminated when CS5 is programmed to use internal wait state. MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 23 Specifications 3.9.2.6 WAIT Read Cycle DMA Enabled 4 Address 2 CS5 9 10 3 6 1 EB programmable min 0ns OE RW (logic high) WAIT 5 11 7 8 12 (input to i.MX) DATABUS Figure 11. WAIT Read Cycle DMA Enabled Table 18. WAIT Read Cycle DMA Enabled: WSC = 111111, DTACK_SEL=1, HCLK=96MHz 3.0 ± 0.3 V Number 1 2 3 4 5 6 7 8 9 10 11 12 Characteristic Minimum OE and EB assertion time CS pulse width OE negated before CS5 is negated Address inactived before CS negated Wait asserted after CS5 asserted Wait asserted to OE negated Data hold timing after OE negated Data ready after wait is asserted CS deactive to next CS active OE negate after EB negate Wait becomes low after CS5 asserted Wait pulse width See note 2 3T 1.5T-0.68 – – 2T+1.57 T-1.49 – T 0.06 0 1T 0.18 1019T 1020T Maximum – – 1.5T-0.06 0.05 1020T 3T+7.33 – T ns ns ns ns ns ns ns ns ns ns ns ns Unit Note: 1. T is the system clock period. (For 96 MHz system clock, T=10.42 ns) 2. OE and EB assertion time is programmable by OEA bit in CS5L register. EB assertion in read cycle will occur only when EBC bit in CS5L register is clear. 3. Address becomes valid and CS asserts at the start of read access cycle. 4. The external wait input requirement is eliminated when CS5 is programmed to use internal wait state. MC9328MXS Advance Information, Rev. 0 24 Freescale Semiconductor Specifications 3.9.2.7 WAIT Write Cycle without DMA 5 Address 1 CS5 programmable min 0ns 2 3 EB programmable min 0ns 7 4 10 RW OE (logic high) WAIT 6 11 9 12 8 DATABUS (output to i.MX) Figure 12. WAIT Write Cycle without DMA Table 19. WAIT Write Cycle without DMA: WSC = 111111, DTACK_SEL=1, HCLK=96MHz 3.0 ± 0.3 V Number 1 2 3 4 5 6 7 8 9 10 11 12 Characteristic Minimum CS5 assertion time EB assertion time CS5 pulse width RW negated before CS5 is negated RW negated to Address inactive Wait asserted after CS5 asserted Wait asserted to RW negated Data hold timing after RW negated Data ready after CS5 is asserted EB negated after CS5 is negated Wait becomes low after CS5 asserted Wait pulse width See note 2 See note 2 3T 2.5T-3.63 64.22 – T+2.66 2T+0.03 – 0.5T 0 1T Maximum – – – 2.5T-1.16 – 1020T 2T+7.96 – T 0.5T+0.5 1019T 1020T ns ns ns ns ns ns ns ns ns ns ns ns Unit Note: 1. T is the system clock period. (For 96 MHz system clock, T=10.42 ns) 2. CS5 assertion can be controlled by CSA bits. EB assertion can also be programable by WEA bits in CS5L register. 3. Address becomes valid and RW asserts at the start of write access cycle. 4. The external wait input requirement is eliminated when CS5 is programmed to use internal wait state. MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 25 Specifications 3.9.2.8 WAIT Write Cycle DMA Enabled 5 Address 1 CS5 programmable min 0ns programmable min 0ns 3 10 2 EB 11 7 RW 4 OE (logic high) WAIT 6 12 9 DATABUS (output to i.MX) 13 8 Figure 13. WAIT Write Cycle DMA Enabled Table 20. WAIT Write Cycle DMA Enabled: WSC = 111111, DTACK_SEL=1, HCLK=96MHz 3.0 ± 0.3 V Number 1 2 3 4 5 6 7 8 9 10 11 12 13 Characteristic Minimum CS5 assertion time EB assertion time CS5 pulse width RW negated before CS5 is negated Address inactived after CS negated Wait asserted after CS5 asserted Wait asserted to RW negated Data hold timing after RW negated Data ready after CS5 is asserted CS deactive to next CS active EB negate after CS negate Wait becomes low after CS5 asserted Wait pulse width See note 2 See note 2 3T 2.5T-3.63 – – T+2.66 2T+0.03 – T 0.5T 0 1T Maximum – – – 2.5T-1.16 0.09 1020T 2T+7.96 – T – 0.5T+0.5 1019T 1020T ns ns ns ns ns ns ns ns ns ns ns ns Unit Note: 1. T is the system clock period. (For 96 MHz system clock, T=10.42 ns) 2. CS5 assertion can be controlled by CSA bits. EB assertion also can be programable by WEA bits in CS5L register. 3. Address becomes valid and RW asserts at the start of write access cycle. 4.The external wait input requirement is eliminated when CS5 is programmed to use internal wait state. MC9328MXS Advance Information, Rev. 0 26 Freescale Semiconductor Specifications 3.9.3 EIM External Bus Timing The following timing diagrams show the timing of accesses to memory or a peripheral. hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[0] htrans Seq/Nonseq hwrite Read haddr hready weim_hrdata weim_hready V1 Last Valid Data V1 BCLK (burst clock) ADDR CS2 R/W Last Valid Address V1 Read LBA OE EBx1 (EBC2=0) EBx1 (EBC2=1) DATA V1 Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register Figure 14. WSC = 1, A.HALF/E.HALF MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 27 Specifications hclk hsel_weim_cs[0] Internal signals - shown only for illustrative purposes htrans hwrite haddr Nonseq Write V1 hready hwdata weim_hrdata Last Valid Data Write Data (V1) Unknown Last Valid Data weim_hready BCLK (burst clock) ADDR CS0 R/W LBA Write Last Valid Address V1 OE EB DATA Last Valid Data Write Data (V1) Figure 15. WSC = 1, WEA = 1, WEN = 1, A.HALF/E.HALF MC9328MXS Advance Information, Rev. 0 28 Freescale Semiconductor Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[0] htrans hwrite haddr Nonseq Read V1 hready weim_hrdata Last Valid Data V1 Word weim_hready BCLK (burst clock) ADDR CS0 Last Valid Addr Address V1 Address V1 + 2 R/W LBA OE Read EBx1 (EBC2=0) EBx1 (EBC2=1) DATA 1/2 Half Word 2/2 Half Word Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register Figure 16. WSC = 1, OEA = 1, A.WORD/E.HALF MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 29 Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[0] Nonseq htrans hwrite haddr Write V1 hready hwdata weim_hrdata Last Valid Data Write Data (V1 Word) Last Valid Data weim_hready BCLK (burst clock) ADDR CS0 Last Valid Addr Address V1 Address V1 + 2 R/W LBA OE Write EB DATA 1/2 Half Word 2/2 Half Word Figure 17. WSC = 1, WEA = 1, WEN = 2, A.WORD/E.HALF MC9328MXS Advance Information, Rev. 0 30 Freescale Semiconductor Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[3] htrans hwrite haddr Nonseq Read V1 hready weim_hrdata Last Valid Data V1 Word weim_hready BCLK (burst clock) ADDR Last Valid Addr CS[3] R/W Read Address V1 Address V1 + 2 BA OE EBx1 (EBC2=0) EBx1 (EBC2=1) DATA 1/2 Half Word 2/2 Half Word Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register Figure 18. WSC = 3, OEA = 2, A.WORD/E.HALF MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 31 Specifications hclk hsel_weim_cs[3] htrans hwrite haddr hready hwdata Last Valid Data weim_hrdata Nonseq Internal signals - shown only for illustrative purposes Write V1 Write Data (V1 Word) Last Valid Data weim_hready BCLK (burst clock) ADDR Last Valid Addr CS3 R/W LBA OE Write Address V1 Address V1 + 2 EB DATA Last Valid Data 1/2 Half Word 2/2 Half Word Figure 19. WSC = 3, WEA = 1, WEN = 3, A.WORD/E.HALF MC9328MXS Advance Information, Rev. 0 32 Freescale Semiconductor Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[2] htrans Nonseq Read hwrite haddr V1 hready weim_hrdata Last Valid Data V1 Word weim_hready BCLK (burst clock) ADDR CS2 R/W Read Last Valid Addr Address V1 Address V1 + 2 LBA OE EBx1 (EBC2=0) EBx1 (EBC2=1) weim_data_in 1/2 Half Word 2/2 Half Word Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register Figure 20. WSC = 3, OEA = 4, A.WORD/E.HALF MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 33 Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[2] htrans Nonseq hwrite haddr Write V1 hready hwdata Last Valid Data weim_hrdata Write Data (V1 Word) Last Valid Data weim_hready BCLK (burst clock) ADDR CS2 Last Valid Addr Address V1 Address V1 + 2 R/W LBA OE Write EB DATA Last Valid Data 1/2 Half Word 2/2 Half Word Figure 21. WSC = 3, WEA = 2, WEN = 3, A.WORD/E.HALF MC9328MXS Advance Information, Rev. 0 34 Freescale Semiconductor Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[2] htrans Nonseq Read V1 hwrite haddr hready weim_hrdata Last Valid Data V1 Word weim_hready BCLK (burst clock) ADDR Last Valid Addr Address V1 Address V1 + 2 CS2 Read R/W LBA OE EBx1 (EBC2=0) EBx1 (EBC2=1) DATA 1/2 Half Word 2/2 Half Word Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register Figure 22. WSC = 3, OEN = 2, A.WORD/E.HALF MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 35 Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[2] htrans Nonseq Read hwrite haddr V1 hready weim_hrdata Last Valid Data V1 Word weim_hready BCLK (burst clock) ADDR CS2 Read Last Valid Addr Address V1 Address V1 + 2 R/W LBA OE EBx1 (EBC2=0) EBx1 (EBC2=1) DATA 1/2 Half Word 2/2 Half Word Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register Figure 23. WSC = 3, OEA = 2, OEN = 2, A.WORD/E.HALF MC9328MXS Advance Information, Rev. 0 36 Freescale Semiconductor Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[2] htrans Nonseq Write hwrite haddr V1 hready Last Valid Data hwdata weim_hrdata Write Data (V1 Word) Unknown Last Valid Data weim_hready BCLK (burst clock) ADDR CS2 Last Valid Addr Address V1 Address V1 + 2 R/W Write LBA OE EB DATA Last Valid Data 1/2 Half Word 2/2 Half Word Figure 24. WSC = 2, WWS = 1, WEA = 1, WEN = 2, A.WORD/E.HALF MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 37 Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[2] htrans Nonseq Write hwrite haddr V1 hready hwdata Last Valid Data weim_hrdata Write Data (V1 Word) Last Valid Data Unknown weim_hready BCLK (burst clock) ADDR CS2 Last Valid Addr Address V1 Address V1 + 2 R/W Write LBA OE EB DATA Last Valid Data 1/2 Half Word 2/2 Half Word Figure 25. WSC = 1, WWS = 2, WEA = 1, WEN = 2, A.WORD/E.HALF MC9328MXS Advance Information, Rev. 0 38 Freescale Semiconductor Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[2] Nonseq Read Nonseq Write htrans hwrite haddr V1 V8 hready hwdata weim_hrdata Last Valid Data Last Valid Data Write Data Read Data weim_hready BCLK (burst clock) ADDR Last Valid Addr Address V1 Address V8 CS2 R/W LBA Read Write OE EBx1 (EBC2=0) EBx1 (EBC2=1) DATA Read Data DATA Last Valid Data Write Data Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register Figure 26. WSC = 2, WWS = 2, WEA = 1, WEN = 2, A.HALF/E.HALF MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 39 Specifications Read hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[2] Idle Write htrans Nonseq Read Nonseq Write hwrite haddr V1 V8 hready hwdata Last Valid Data Write Data weim_hrdata Last Valid Data Read Data weim_hready BCLK (burst clock) ADDR Last Valid Addr Address V1 Address V8 CS2 R/W LBA Read Write OE EBx1 (EBC2=0) EBx1 (EBC2=1) DATA DATA Read Data Last Valid Data Write Data Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register Figure 27. WSC = 2, WWS = 1, WEA = 1, WEN = 2, EDC = 1, A.HALF/E.HALF MC9328MXS Advance Information, Rev. 0 40 Freescale Semiconductor Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[4] htrans Nonseq Write hwrite haddr V1 hready hwdata Last Valid Data weim_hrdata Write Data (Word) Last Valid Data weim_hready BCLK (burst clock) ADDR CS Last Valid Addr Address V1 Address V1 + 2 R/W Write LBA OE EB DATA Last Valid Data Write Data (1/2 Half Word) Write Data (2/2 Half Word) Figure 28. WSC = 2, CSA = 1, WWS = 1, A.WORD/E.HALF MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 41 Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[4] htrans Nonseq Read Nonseq Write hwrite haddr V1 V8 hready hwdata weim_hrdata weim_hready Last Valid Data Last Valid Data Write Data Read Data BCLK (burst clock) ADDR CS4 Last Valid Addr Address V1 Address V8 R/W LBA Read Write OE EBx1 (EBC2=0) EBx1 (EBC2=1) DATA Read Data DATA Last Valid Data Write Data Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register Figure 29. WSC = 3, CSA = 1, A.HALF/E.HALF MC9328MXS Advance Information, Rev. 0 42 Freescale Semiconductor Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[4] htrans Nonseq Read Idle Seq Read hwrite haddr V1 V2 hready weim_hrdata weim_hready Last Valid Data Read Data (V1) Read Data (V2) BCLK (burst clock) ADDR Last Valid Address V1 CNC Address V2 CS4 Read R/W LBA OE EBx1 (EBC2=0) EBx1 (EBC2=1) DATA Read Data (V1) Read Data (V2) Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register Figure 30. WSC = 2, OEA = 2, CNC = 3, BCM = 1, A.HALF/E.HALF MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 43 Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[4] htrans Nonseq Read Idle Nonseq Write hwrite haddr V1 V8 hready hwdata weim_hrdata Last Valid Data Last Valid Data Write Data Read Data weim_hready BCLK (burst clock) ADDR Last Valid Addr Address V1 CNC CS4 R/W LBA OE Address V8 Read Write EBx1 (EBC2=0) EBx1 (EBC2=1) DATA DATA Read Data Last Valid Data Write Data Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register Figure 31. WSC = 2, OEA = 2, WEA = 1, WEN = 2, CNC = 3, A.HALF/E.HALF MC9328MXS Advance Information, Rev. 0 44 Freescale Semiconductor Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[2] htrans hwrite haddr Nonseq Read V1 Nonse Read V5 Idle hready weim_hrdata weim_hready BCLK (burst clock) ADDR Last Valid Addr Address V1 Address V5 CS2 Read R/W LBA OE EBx1 (EBC2=0) EBx1 (EBC2=1) ECB DATA V1 Word V2 Word V5 Word V6 Word Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register Figure 32. WSC = 3, SYNC = 1, A.HALF/E.HALF MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 45 Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[2] htrans hwrite haddr Idle Nonseq Read V1 Seq Read V2 Seq Read V3 Seq Read V4 hready weim_hrdata weim_hready BCLK (burst clock) Last Valid Data V1 Word V2 Word V3 Word V4 Word ADDR Last Valid Addr CS2 R/W Address V1 Read LBA OE EBx1 (EBC2=0) EBx1 (EBC2=1) ECB DATA V1 Word V2 Word V3 Word V4 Word Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register Figure 33. WSC = 2, SYNC = 1, DOL = [1/0], A.WORD/E.WORD MC9328MXS Advance Information, Rev. 0 46 Freescale Semiconductor Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[2] htrans Idle Nonseq Seq hwrite haddr Read V1 Read V2 hready weim_hrdata Last Valid Data V1 Word V2 Word weim_hready BCLK (burst clock) ADDR CS2 Read Last Valid Address V1 Address V2 R/W LBA OE EBx1 (EBC2=0) EBx1 (EBC2=1) ECB DATA V1 1/2 V1 2/2 V2 1/2 V2 2/2 Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register Figure 34. WSC = 2, SYNC = 1, DOL = [1/0], A.WORD/E.HALF MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 47 Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[2] Non seq Read htrans Seq Idle hwrite haddr Read V1 V2 hready weim_hrdata Last Valid Data V1 Word V2 Word weim_hready BCLK (burst clock) Last ADDR CS2 Address V1 R/W LBA OE EBx1 (EBC2=0) EBx1 (EBC2=1) Read ECB DATA V1 1/2 V1 2/2 V2 1/2 V2 2/2 Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register Figure 35. WSC = 7, OEA = 8, SYNC = 1, DOL = 1, BCD = 1, BCS = 2, A.WORD/E.HALF MC9328MXS Advance Information, Rev. 0 48 Freescale Semiconductor Specifications hclk Internal signals - shown only for illustrative purposes hsel_weim_cs[2] htrans Non seq Read V1 Seq Idle hwrite haddr Read V2 hready weim_hrdata Last Valid Data V1 Word V2 Word weim_hready BCLK (burst clock) ADDR CS2 Last Address V1 R/W LBA OE EBx1 (EBC2=0) EBx1 (EBC2=1) Read ECB DATA V1 1/2 V1 2/2 V2 1/2 V2 2/2 Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register Figure 36. WSC = 7, OEA = 8, SYNC = 1, DOL = 1, BCD = 1, BCS = 1, A.WORD/E.HALF MC9328MXS Advance Information, Rev. 0 Freescale Semiconductor 49 Specifications 3.9.4 Non-TFT Panel Timing T1 VSYN T1 T2 HSYN SCLK T3 XMAX T4 T2 Ts LD[15:0] Figure 37. Non-TFT Panel Timing Table 21. Symbol T1 T2 T3 T4 Parameter HSYN to VSYN delay HSYN pulse width VSYN to SCLK SCLK to HSYN Non TFT Panel Timing Diagram Allowed Register Minimum Value 0 0 – 0 Actual Value HWAIT2+2 HWIDTH+1 0