MTD658E

MYSON TECHNOLOGY FEATURES • IEEE802.3 Clause 9 and IEEE802.3u Cluse 27 compliant. • Provide 8 RMII (8 port mode), or 4 RMII + 1 MII (5 port mode). • Provide 2 inter_repeater stacking bus for 10M and 100M port expansion each. • Support stacking to 4 units without any external arbitration logic ( if use external arbitration logic, theoretically can stack to 6 units and up) . • Build_in 2 port switch controller, support up to 2048 MAC addresses filtering database. • Optional back_pressure flow control. • Optional up_link_switch port function (in slave hub), support 100FX 2km distance extension in 100FD mode. • Meet Class_2 repeater specification for 100M_hub. • Pin compatible with MTD658/655 application, no need any external memory buffers. • 128 pin QFP package, 3.3V operation voltage. MTD658E 5/8 Port 10/100 Hub Build_in Bridge And Memory GENERAL DESCRIPTION The MTD658E is a highly integrated, 10M/ 100M dual speed hub with build_in 2 port switch and 64k8 embedded ASRAM. Support 8 RMII ports for 10M/100M operation, and really meet 100M_hub class_2 spec when connect with external QPHYceivers. The MTD658E provides two Inter-repeater stacking bus for 10M and 100M expansion each, easily stack to 4 units without any external arbitration logic. If using external arbitration logic and proper bus driver, can stack to 6 units and up. The build_in 2 port switch, support 2k MAC addresses filtering, and use embedded asynchronous high speed SRAM (64k*8) for packet buffering. This 2 port switch can also be configured to be up_link switch when hub is under slave mode. The MTD658E also support an simple and effective LED display function, provide 10M_col, 100M_col, and per port’ partition status. s BLOCK DIAGRAM Two Port Switch Embedded 64k8 ASRAM Uplink Switch Enable(10/100,FD/HD) RMII7 10M_HD 10M Inter Hub Bus RMII6 RMII5 RMII4 RMII3 RMII2 RMII1 RMII0 10M Hub Port Switch Logic 100M_HD 100M Inter Hub Bus 100M Hub This datasheet contains new product information. Myson Technology reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this procuts. No rights under any patent accompany the sales of the product. 1/23 MTD658E Revision 1.1 05/25/2000 MYSON TECHNOLOGY SYSTEM DIAGRAM MTD658E DB25 Connector 10M Inter Hub Bus MTD658E 100M Inter Hub Bus 10M Inter Hub Bus MTD658E 100M Inter Hub Bus 10M Inter Hub Bus MTD658E 100M Inter Hub Bus 10M Inter Hub Bus MTD658E 100M Inter Hub Bus RMII0-3 RMII4-7 QUAD PHYsceiver QUAD PHYsceiver QUAD Transformer QUAD Transformer RJ45 RJ45 This datasheet contains new product information. Myson Technology reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this procuts. No rights under any patent accompany the sales of the product. 2/23 MTD658E Revision 1.1 05/25/2000 MYSON TECHNOLOGY 1.0 PIN CONNECTION (for 8 port mode) VCC PART3 GND PART2 PART1 PART0 XCOL100 XCOL10 NC NC NC CLK25OUT NC NC GND NC NC NC VCC SYSCLK GND LEDDAT LEDCLK MDC MDIO RSTB 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 MTD658E (8 por t mode) 3/23 CRSDV0 TXD0_1 VCC TXD0_0 TXEN0 RXD0_0 RXD0_1 CRSDV1 TXD1_1 TXD1_0 TXEN1 RXD1_0 RXD1_1 GND CRSDV2 TXD2_1 TXD2_0 TXEN2 RXD2_0 RXD2_1 CRSDV3 TXD3_1 TXD3_0 TXEN3 RXD3_0 RXD3_1 SPD3 SPD2 SPD1 SPD0 VCC GND CRSDV4 TXD4_1 TXD4_0 TXEN4 RXD4_0 RXD4_1 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 PART4 PART5 PART6 PART7 RXACT0 RXACT1 RXACT2 RXACT3 RXACT4 RXACT5 GND RXACT6 RXACT7 IREQ10_OUT IREQ10_IN0 IREQ10_IN1 IREQ10_IN2 ICOLB10 IACKB10 ICLK10 GND IDAT10 IREQ100_OUT IREQ100_IN0 IREQ100_IN1 IREQ100_IN2 ICOLB100 IACKB100 GND ICLK100 VCC IDAT100_0 IDAT100_1 IDAT100_2 IDAT100_3 IMASTER FD7 UPSWEN 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 MTD658E SPD4 SPD5 SPD6 SPD7 GND VCC RXD7_1 RXD7_0 TXEN7 TXD7_0 TXD7_1 CRSDV7 RXD6_1 RXD6_0 TXEN6 TXD6_0 TXD6_1 CRSDV6 GND VCC RXD5_1 RXD5_0 TXEN5 TXD5_0 TXD5_1 CRSDV5 MTD658E Revision 1.1 05/25/2000 MYSON TECHNOLOGY 2.0 PIN CONNECTION (for 5 port mode) VCC PART0 GND NC NC NC XCOL100 XCOL10 NC NC NC CLK25OUT NC NC GND NC NC NC VCC SYSCLK GND LEDDAT LEDCLK MDC MDIO RSTB 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 MTD658E (5 por t mode) 4/23 GND NC VCC NC NC GND GND SPD0 TXD0_3 TXD0_2 NC TXCLK0 GND GND RXCLK0 TXD0_1 TXD0_0 TXEN0 RXD0_0 RXD0_1 GND NC NC NC GND GND RXD0_2 RXD0_3 RXDV0 CRS0 VCC GND CRSDV1 TXD1_1 TXD1_0 TXEN1 RXD1_0 RXD1_1 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 PART1 PART2 PART3 PART4 NC NC NC RXACT0 RXACT1 RXACT2 GND RXACT3 RXACT4 IREQ10_OUT IREQ10_IN0 IREQ10_IN1 IREQ10_IN2 ICOLB10 IACKB10 ICLK10 GND IDAT10 IREQ100_OUT IREQ100_IN0 IREQ100_IN1 IREQ100_IN2 ICOLB100 IACKB100 GND ICLK100 VCC IDAT100_0 IDAT100_1 IDAT100_2 IDAT100_3 IMASTER FD4 UPSWEN 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 MTD658E SPD1 SPD2 SPD3 SPD4 GND VCC RXD4_1 RXD4_0 TXEN4 TXD4_0 TXD4_1 CRSDV4 RXD3_1 RXD3_0 TXEN3 TXD3_0 TXD3_1 CRSDV3 GND VCC RXD2_1 RXD2_0 TXEN2 TXD2_0 TXD2_1 CRSDV2 MTD658E Revision 1.1 05/25/2000 MYSON TECHNOLOGY 3.0 PIN DESCRIPTIONS (for 8 port mode) RMII Port Interface Pins (for 8 port mode) Name CRSDV0 RXD0_0 RXD0_1 TXEN0 TXD0_0 TXD0_1 CRSDV1 RXD1_0 RXD1_1 TXEN1 TXD1_0 TXD1_1 CRSDV2 RXD2_0 RXD2_1 TXEN2 TXD2_0 TXD2_1 CRSDV3 RXD3_0 RXD3_1 TXEN3 TXD3_0 TXD3_1 CRSDV4 RXD4_0 RXD4_1 TXEN4 TXD4_0 TXD4_1 CRSDV5 RXD5_0 RXD5_1 TXEN5 TXD5_0 TXD5_1 Pin Number 1 6 7 5 4 2 8 12 13 11 10 9 15 19 20 18 17 16 21 25 26 24 23 22 33 37 38 36 35 34 39 43 44 42 41 40 MTD658E I/O Descriptions I Port0 RMII receive interface signal, CRSDV0 is asserted high when port0 media is non_idle. I Port0 RMII receive data bit_0. I O O O I I I O O O I I I O O O I I I O O O I I I O O O I I I O O O Port0 RMII receive data bit_1. Port0 RMII transmit enable signal. Port0 RMII transmit data bit_0. Port0 RMII transmit data bit_1. Port1 RMII receive interface signal, CRSDV1 is asserted high when port1 media is non_idle. Port1 RMII receive data bit_0. Port1 RMII receive data bit_1. Port1 RMII transmit enable signal. Port1 RMII transmit data bit_0. Port1 RMII transmit data bit_1. Port2 RMII receive interface signal, CRSDV2 is asserted high when port2 media is non_idle. Port2 RMII receive data bit_0. Port2 RMII receive data bit_1. Port2 RMII transmit enable signal. Port2 RMII transmit data bit_0. Port2 RMII transmit data bit_1. Port3 RMII receive interface signal, CRSDV3 is asserted high when port3 media is non_idle. Port3 RMII receive data bit_0. Port3 RMII receive data bit_1. Port3 RMII transmit enable signal. Port3 RMII transmit data bit_0. Port3 RMII transmit data bit_1. Port4 MII receive interface signal, CRSDV4 is asserted high when port4 media is non_idle. Port4 RMII receive data bit_0. Port4 RMII receive data bit_1. Port4 RMII transmit enable signal. Port4 RMII transmit data bit_0. Port4 RMII transmit data bit_1. Port5 RMII receive interface signal, CRSDV5 is asserted high when port5 media is non_idle. Port5 RMII receive data bit_0. Port5 RMII receive data bit_1. Port5 RMII transmit enable signal. Port5 RMII transmit data bit_0. Port5 RMII transmit data bit_1. 5/23 MTD658E Revision 1.1 05/25/2000 MYSON TECHNOLOGY RMII Port Interface Pins (for 8 port mode) Name CRSDV6 RXD6_0 RXD6_1 TXEN6 TXD6_0 TXD6_1 CRSDV7 RXD7_0 RXD7_1 TXEN7 TXD7_0 TXD7_1 Pin Number 47 51 52 50 49 48 53 57 58 56 55 54 MTD658E I/O Descriptions I Port6 RMII receive interface signal, CRSDV6 is asserted high when port6 media is non_idle. I Port6 RMII receive data bit_0. I O O O I I I O O O Port6 RMII receive data bit_1. Port6 RMII transmit enable signal. Port6 RMII transmit data bit_0. Port6 RMII transmit data bit_1. Port7 RMII receive interface signal, CRSDV7 is asserted high when port7 media is non_idle. Port7 RMII receive data bit_0. Port7 RMII receive data bit_1. Port7 RMII transmit enable signal. Port7 RMII transmit data bit_0. Port7 RMII transmit data bit_1. 10M Inter-Bus Interface pins (for 8 port mode) Name IMASTER Pin Number I/O I Descriptions Master hub selection: when high: means hub internal inter_bus arbiter is enabled and hub internal two_port switch is well conneted to 10M_hub core and 100M_hub core . when low: means hub internal inter_bus arbiter is disabled and hub internal two_port switch is not connected to 10M_hub core and 100M_hub core. I/O 10M Inter-Bus port access acknowledge signal (low active). For master hub, this pin is output; for slave hub is input, or while EXT_ARB jumper was set to high, this pin is input from an external arbitration device. I/O 10M Inter-Bus collision signal (low active). For master hub, this pin can output multi hub collision event to inform all slave hub ; for slave hub, this pin is an input, or while EXT_ARB jumper was set to high, this pin is input from an external arbitration device. I 10M Inter-Bus port access request input. I 10M Inter-Bus port access request input. I 10M Inter-Bus port access request input. O 10M Inter-Bus port access request output. I/O 10M Inter-Bus port clock. I/O 10M Inter-Bus port data bit 67 IACKB10 84 ICOLB10 85 IREQ10_IN0 IREQ10_IN1 IREQ10_IN2 IREQ10_OUT ICLK10 IDAT10 88 87 86 89 83 81 6/23 MTD658E Revision 1.1 05/25/2000 MYSON TECHNOLOGY 100M Inter-Bus Interface pins (for 8 port mode) Name IACKB100 Pin Number 75 ICOLB100 76 IREQ100_IN0 IREQ100_IN1 IREQ100_IN2 IREQ100_OUT ICLK100 IDAT100_0 IDAT100_1 IDAT100_2 IDAT100_3 79 78 77 80 73 71 70 69 68 MTD658E I/O Descriptions I/O 100M Inter-Bus port access acknowledge signal (low active). For master hub, this pin is output; for slave hub is input, or while EXT_ARB jumper was set to high, this pin is input from an external arbitration device. I/O 100M Inter-Bus collision signal (low active). For master hub, this pin can output multi hub collision event to inform all slave hub ; for slave hub, this pin is an input, or while EXT_ARB jumper was set to high, this pin is input from an external arbitration device. I 100M Inter-Bus port access request input. I 100M Inter-Bus port access request input. I 100M Inter-Bus port access request input. O 100M Inter-Bus port access request output. I/O 100M Inter-Bus port clock. I/O 100M Inter-Bus port data bit 0. I/O 100M Inter-Bus port data bit 1. I/O 100M Inter-Bus port data bit 2. I/O 100M Inter-Bus port data bit 3. LED Interface Pins (for 8 port mode) Name RXACT7-0 PART7-0 Pin Number 90,91,93,94, 95,96,97,98 99,100,101, 102,104,106, 107,108 I/O I/O I/O Descriptions Port 7-0 Rx Activity LED Outputs, low_active. Direct output per port receive activity status for LED display. Port 7-0 Partition LED Outputs, low_active. Direct output per port partition status for LED display. During power on reset PART7 pin use as MII setting start PHY device ID selection. 4.7K pull up resistor will set PHY device ID from 5h08 - 5h0f, no pull up 4.7k resistor will set PHY device ID from 5h04 -5h0b. 100M Hub Collision LED Output, low_active. 10M Hub Collision LED Output, low_active. XCOL100 XCOL10 109 110 I/O I/O 7/23 MTD658E Revision 1.1 05/25/2000 MYSON TECHNOLOGY LED Interface Pins (for 8 port mode) Name LEDDAT Pin Number I/O I/O MTD658E Descriptions LED display serial data out, high_active; mapping for LEDCLK signal’ burst clock , its serial out data sequence is : ( first bit be shifted out s is from b00, and end of burst bit is b23) b00: port0 partition b01: port1 partition b08: 10hub_col b09: 100hub_col b10: asram_test_fail b11: port3 partition b12: port4 partition b13: port5 partition b14: port6 partition b16: port0 rx_activity b17: port1 rx_activity b18: port2 rx_activity b19: port3 rx_activity b20: port4 rx_activity b21: port5 rx_activity b22: port6 rx_activity 124 b02: port2 partition b03: port3 partition b04: port4 partition b05: port5 partition b06: port6 partition LEDCLK 125 I/O b07: port7 partition b15: port7 partition b23: port7 rx_activity LED display clock signal; the signal is a discontinued clock for LED data serial shift out. Every clock burst have 24 cycles ( period : 160 ns), and the clock burst will be repeated with every 42ms. Miscellaneous Pins (for 8 port mode) Name RSTB SYSCLK CLK25MOUT MDC MDIO UPSWEN Pin Number 128 122 114 126 127 65 FD7 66 SPD0 SPD1 SPD2 SPD3 SPD4 SPD5 SPD6 30 29 28 27 64 63 62 I I I I I I I I I/O I I I/O I/O I/O I Descriptions System reset input, low active. 50MHz system clock input. 25MHz clock output. MII management clock inout. MII management data inout. Up_link switch port enabling : one of internal two_port switch port will connect to 100M_hub domain, and another port will redirect to RMII port7. When up_link switch port enabling, this pin is port7’ full_deplex indis cator, input from PHY. When hign , indicate port7 in running on full_duplex mode. When low, indicate on half_duplex mode. Port0 speed indicator, input from PHY. SPD0 input low: 100M , input high: 10M. Port1 speed indicator, input from PHY. SPD1 input low: 100M , input high: 10M. Port2 speed indicator, input from PHY. SPD2 input low: 100M , input high: 10M. Port3 speed indicator, input from PHY. SPD3 input low: 100M , input high: 10M. Port4 speed indicator, input from PHY. SPD4 input low: 100M , input high: 10M. Port5 speed indicator, input from PHY. SPD5 input low: 100M , input high: 10M. Port6 speed indicator, input from PHY. SPD6 input low: 100M , input high: 10M. 8/23 MTD658E Revision 1.1 05/25/2000 MYSON TECHNOLOGY Miscellaneous Pins (for 8 port mode) Name SPD7 VCC GND Pin Number 61 I/O Descriptions I Port7 speed indicator, input from PHY. MTD658E SPD7 input low: 100M , input high: 10M. 3,31,45,59, PWR Power pins 72,103,121 14,32,46,60, GND Ground pins 74,82,92,105 ,117,123 111,112,113, NC No connection pins 115,116,118, 119,120 NC_pin Power On Configuration Set Up Table (for 8 port mode) Name TXEN2 Pin Number 18 TXEN5 42 I/O Descriptions I/O Back_pressure disable : ( power on external jumper configuration ) - external pull_low (default ) : normal mode (back_pressure enbale) - external pull_high: back_pressure disable I/O Auto MII_setting bypass : ( power on external jumper configuration ) - external pull_low (default ) : normal mode ( auto MII_setting); after power_on, MTD658E will auto setup PHY devices be forced in half_ duplex mode for repeater apllication. PART7 99 - external pull_high: auto MII_setting bypass I/O PHY_ID 5h8 starting enable :(power on external jumper configuration) - external pull_low (default ) : MII setting PHY_ID start address from 5h04 to 5h0b. - external pull_high: MII setting PHY_ID start address from MDC 126 5h08 to 5h0f. I/O 1522 bytes packet accept enable : ( power on external jumper configuration ) - external pull_low (default ) : normal mode (