RT9238CS

Preliminary RT9238 VRM8.5 PWM and Triple Linear Power System Controller General Description The RT9238 is a 4-in-one power controller optimized for high-performance microprocessor and computer applications. The IC integrates a PWM controller, triple linear controller as well as monitoring and protection functions into a 28-pin SOP package. The PWM controller regulates the microprocessor core voltage with a synchronous buck converter. The first linear controller supplies the computer system’s AGTL+ 1.2V bus power. The second linear controller provides power for the 1.5V AGP bus and the 3rd linear controller provides 1.8V power for the chipset core voltage and/or cache memory circuits. The RT9238 features an Intel VRM8.5 compatible, TTL 5-bit programmable DAC that adjusts the core voltage from 1.090V to 1.865V in 25mV steps. The 5bit DAC has a typical ±1% tolerance. The linear regulators provide fixed output voltages of 1.2V (VOUT2), 1.5V (VOUT3) and 1.8V (VOUT4) or useradjustable with an internal 1.265V reference. All the three linear regulators drive external N-MOSFET or NPNs bipolar for the pass transistor. The RT9238 monitors all the output voltages. A power-good signal is issued when the core voltage is within ±10% of the DAC setting and the other levels are above their under-voltage levels. Additional buildin over-voltage protection for the core output uses the lower MOSFET to prevent output voltage above 115% of the DAC setting. The PWM over-current function monitors the output current using the voltage drop across the MOSFET’s RDS(ON), which eliminates the need for a current sensing resistor. Features 4-in-one Regulated Voltages for Microprocessor Core, AGTL+ Bus, AGP Bus Power, and North/South Bridge Core Compatible with ISL6524 Power-good Output Voltage Monitor Switching section VRM8.5 TTL-Compatible 5-bit DAC Programmable from 1.090V to 1.865V ±1% DAC Accuracy Fast Transient Response VRM 8.5 Voltage Droop Tuning Uses MOSFET R DS(ON) Fixed 200KHz Switching Frequency Adaptive Non-overlapping Gate Driver Over-current Monitor Uses MOSFET RDS(ON) Over-voltage Protection Uses Lower MOSFET Linear Section Fixed or User-adjustable Linear Regulator Output Voltage MOSFET and NPN Driving Capability Ultra Fast Response Speed Under-voltage Protection Internal Thermal Shutdown Pin Configurations Part Number RT9238CS (Plastic SOP-28) Pin Configurations DRIVE2 FIX VID3 VID2 VID1 VID0 1 2 3 4 5 6 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VCC UGATE1 PHASE1 LGATE1 PGND OCSET1 FB1 VDAC ICOMP VSEN3 DRIVE3 GND VAUX DRIVE4 Applications Motherboard Power Regulation for Computers VID25 7 PGOOD 8 VTTPG FAULT/VID4 VSEN2 SS24 SS13 VSEN4 9 10 11 12 13 14 DS9238-01 July 2001 www.richtek-ic.com.tw 1 RT9238 Ordering Information RT9238 Package type S : SOP-28 Operating temperature range C: Commercial standard Preliminary Typical Application Circuit L1 5V 12V R1 10 C14 1µF 28 VCC FIX VAUX Q3 PHD3055E + C5 1000µF R6 1K C6 1µF 9 16 + C15 10µF Q4 PHD3055E + C9 560µF C8 1µF Q5 2SD1802 + C11 560µF C10 1µF 18 19 DRIVE3 ICOMP VID25 VID0 VID1 VSEN3 VID2 VID3 FAULT/VID4 DRIVE4 SS24 VSEN4 SS13 GND 17 1 11 2 FIX OCSET1 PGOOD 23 8 Z1 15V C2 1000pF R2 1K PGOOD Q1 PHB83N03LT L2; 1.8µH Q2 PHB95N03LT R3 10K + VCORE 1µH + C1 2000µF UGATE1 27 VTT VOUT2 1.2V DRIVE2 PHASE1 26 VSEN2 LGATE1 25 RT9238 PGND VTTPG VAUX FB1 VDAC 24 22 21 20 7 6 5 4 3 10 12 13 C12 0.1µF R6 1K VID25 VID0 VID1 VID2 VID3 FAULT C3 8000µF C4 1µF VOUT1 VRM8.5 VTTPG C16 10nF C17 1µF * C17 near the FB1 pin as close as possible AGP VOUT3 1.5V 15 14 MCH VOUT4 1.8V C13 0.1µF Fig.1 VRM 8.5 Power Solution www.richtek-ic.com.tw DS9238-01 July 2001 2 Preliminary L1 5V 12V R1 10 C14 1µF 28 VCC FIX VAUX Q3 PHD3055E + C5 1000µF R6 1K C6 1µF 9 16 + C15 10µF 18 19 C8 1µF Q5 2SD1802 + C11 560µF C10 1µF 1 11 2 FIX OCSET1 PGOOD Z1 15V C2 23 8 1000pF R2 1K 1µH + C1 2000µF RT9238 PGOOD Q1 PHB83N03LT L2; 1.8µH Q2 PHB95N03LT R3 10K + VCORE C4 1µF UGATE1 27 VTT VOUT2 1.2V DRIVE2 PHASE1 26 VSEN2 LGATE1 25 VOUT1 VRM8.5 RT9238 VTTPG VAUX PGND FB1 VDAC 24 22 21 20 7 6 5 4 3 10 12 13 C12 0.1µF R6 C3 8000µF VTTPG C16 10nF R13; 47K R15 10K FAULT C17 1µF ICOMP VID25 DRIVE3 VID0 VID1 VSEN3 VID2 VID3 FAULT/VID4 DRIVE4 SS24 VSEN4 GND 17 SS13 AGP VOUT3 1.5V Q4 PHD3055E + C9 560µF 15 14 1K VID25 VID0 Q7 VID1 MMBT3906 VID2 D1 VID3 1N4148 VAUX TUAL5 * TUAL5: Hi Tualatin TUAL5: Lo Coppermine MCH VOUT4 1.8V C13 0.1µF Fig.2 VRM 8.4 & 8.5 Power Solution DS9238-01 July 2001 www.richtek-ic.com.tw 3 DRIVE3 + UV3 + ×0.90 + ×1.15 + _ _ _ 200 µA ×0.75 + EA4 _ _ 1.26V UV4 + _ + SOFTSTART & FAULT LOGIC + OC _ FAULT Preliminary EA1 + SET Q VCC 1.2V + CLK Q D CLR OSCILLATOR 28µA 28µA + _ 4.5V 4.5V DS9238-01 July 2001 VTTPG FAULT/VID4 SS13 SS24 FB1 VDAC ICOMP _ _ ×0.90 UV2 + _ _ 4 VSEN3 VCC OCSET EA3 _ ×0.75 ×1.10 RT9238 www.richtek-ic.com.tw POWER-ON RESET (POR) VAUX PGOOD + INHIBIT OV VCC DRIVE1 VAUX Function Block Diagram DRIVE4 VSEN4 FIX UGATE1 PHASE1 DRIVE2 + + EA2 + VSEN2 GATE CONTROL PWM PWM COMP SYNCH DRIVE _ RS 3K RS VCC LGATE1 PGND 40mV TTL D/A CONVERTER (DAC) GND VID3 VID1 VID25 VID2 VID0 Preliminary Absolute Maximum Ratings Supply Voltage FAULT/VID4 and GATE Voltage Input, Output or I/O Voltage Ambient Temperature Range Operating Junction Temperature Range Storage Temperature Range Lead Temperature (Soldering, 10 sec.) Package Thermal Resistance SOP-28, θJA 60°C/W +15V RT9238 GND−0.3V ~ VCC+0.3V GND−0.3V ~ 7V 0°C ~ +70°C 0°C ~ +125°C −65°C ~ +150°C 300°C Recommended Operating Conditions Supply Voltage Ambient Temperature Range Junction Temperature Range CAUTION: Stresses beyond the ratings specified in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. +12V±10% 0°C to 70°C 0°C to 125°C Electrical Characteristics (VCC = 12V, PGND = 0V, TA = 25°C, Unless otherwise specified.) Parameter VCC Supply Current Nominal Supply Current Power-On Reset VCC Rising Threshold VCC Falling Threshold Rising VAUX Threshold VAUX Threshold Hysteresis Rising VOCSET1 Threshold DAC AND Band Gap Reference DAC (VID25-VID3) Input Low Voltage DAC(VID25-VID3) Input High Voltage DACOUT Voltage Accuracy Oscillator Free Running Frequency Ramp Amplitude ∆ VOSC 180 -200 1.9 225 -KHz VP-P VDAC + 40mV -2.0 -10 ---0.8 -+20 V V mV VOCSET1 = 4.5V VOCSET1 = 4.5V VOCSET1 = 4.5V VOCSET1 = 4.5V 6.5 6 -----1.5 0.2 1.25 9.5 9 ---V V V V V ICC UGATE1, LGATE1, DRIVE2, DRIVE3, and DRIVE4 Open -10 -mA Symbol Test Conditions Min Typ Max Units To be continued DS9238-01 July 2001 www.richtek-ic.com.tw 5 RT9238 Parameter VSEN3,4 Voltage Regulation VSEN2 Regulation Voltage VSEN3 Regulation Voltage VSEN3 Bias Current VSEN4 Regulation Voltage VSEN4 Bias Current Under-Voltage Level (All Linears) (VSEN/VREG) Under-Voltage Hysteresis (All Linears) (VSEN/VREG) Output Drive Current (All Linears) Synchronous PWM Controller Error Amplifier DC Gain PWM Controller Gate Driver UGATE Source UGATE Sink LGATE Source LGATE Sink Protection VOUT1 Over-Voltage Trip FAULT Souring Current OCSET1 Current Source Soft-Start Current Power Good VOUT1 Upper Threshold VOUT1 Under Voltage VOUT1 Hysteresis (FB1/DACOUT) VTTPG Upper Threshold VTTPG Delay Threshold VTTPG Voltage Low PGOOD Voltage Low VVTTPG VPGOOD IOCSET ISS13,24 RUGATE1 RUGATE1 ILGATE1 RLGATE1 Symbol Linear Regulators (VOUT2, VOUT3, and VOUT4) Preliminary Test Conditions Min Typ Max Units V V V µA V µA % mV mA dB VREG2,3,4 FIX = 0V VREG2 VREG3 IBVSEN3 VREG4 IBVSEN4 FIX = open FIX = open FIX = open FIX = open VSEN3,4 Rising VSEN3,4 Falling VAUX – VDRIVER2,3,4 > 0.6V 1.240 1.265 1.290 1.180 1.200 1.240 1.455 1.500 1.545 -260 -1.746 1.800 1.854 ---20 -350 75 100 40 65 ------ VCC = 12V VCC-VUGATE1 = 1V VUGATE1 = 1V VCC = 12V, VLGATE1 = 2V VLGATE1 = 1V FB1 Rising VFAULT = 8V VOCSET1 = 4.5V VSS13,SS24 = 2V FB1 Rising FB1 Rising Upper/Lower Threshold VSEN2 Rising SS13 Rising IVTTPG = -4mA IPGOOD = -4mA ----112 5 170 -108 87 ------ 4 3 1 2 118 10 200 28 --2 1.08 1.25 --- 7 7 -6 125 -230 -112 92 ---0.5 0.5 Ω Ω A Ω % mA µA µA % % % V V V V www.richtek-ic.com.tw DS9238-01 July 2001 6 Preliminary Typical Operating Charateristics Frequency vs. VCC 205 RT9238 IOCSET1 vs. VCC TA = 25°C 205 TA = 25°C 203 203 Frequency (KHz) 201 IOCSET1 (uA) 10 11 12 13 14 201 199 199 197 197 195 195 10 11 12 13 14 VCC (Volt) VCC (Volt) VOUT1 Line Regulation 1.00 1 VOUT2,3,4 Line Regulation TA = 25°C 0.6 TA = 25°C 0.60 Percentage (%) 0.20 Percentage (%) 10 11 12 13 14 0.2 -0.20 -0.2 -0.60 -0.6 -1.00 -1 10 11 12 13 14 VCC (Volt) VCC (Volt) Frequency vs. Temperature 205 IOCSET1 vs. Temperature 300 VCC = 12V VCC = 12V 275 203 Frequency (KHz) 201 IOCSENT1 (uA) -40 -20 0 20 40 60 80 100 120 250 225 200 175 150 -40 -20 0 199 197 195 Temperature (°C) Temperature (°C) 20 40 60 80 100 120 DS9238-01 July 2001 www.richtek-ic.com.tw 7 RT9238 VOUT1 vs. Temperature 1 Preliminary VOUT2,3,4 vs. Temperature 1 VCC = 12V 0.6 0.6 VCC = 12V Percentage (%) 0.2 Percentage (%) -40 -20 0 20 40 60 80 100 120 0.2 -0.2 -0.2 -0.6 -0.6 -1 -1 -40 -20 0 20 40 60 80 100 120 Temperature (°C) Temperature (°C) Dead Time UGATE1 UGATE1 Dead Time LGATE1 LGATE1 T T T 1> 2 1) Ch 1: 2) Ch 2: 2 Volt 50 n s 2 Volt 50 n s 1> 2 T T 1 ) Ch 1: 2 ) Ch 2: T 2 Volt 5 0 ns 2 Volt 5 0 ns Time Time VOUT2,3,4 Short FAULT 1> VOUT1 Short T T T 3> UGATE1 LGATE1 1> T T T T T SS13,24 2> SS13,24 2 > 1) Ch 1: 1) Ch 1 : 2) Ch 2 : 5 Volt 2 5 ms 2 Volt 2 5 ms 5 Volt 2 5 ms 2) Ch 2: 2 Volt 2 5 ms 3) Ref A: 5 Volt 25 ms Time Time www.richtek-ic.com.tw DS9238-01 July 2001 8 Preliminary Functional Pin Description DRIVE2 (Pin 1) Connect this pin to the gate of an external MOSEFT. This pin provides the drive for the VTT (VOUT2) regulator’s pass transistor. FIX (Pin 2) Grounding this pin bypasses the internal resistor dividers that set the voltage of the 1.5V and 1.8V linear regulators. This way, the output voltage of the two regulators can be adjusted from 1.26V up to the input voltage (+3.3V or +5V) by way of an external resistor divider corrected at the corresponding VSEN pin. The new output voltage set by the external resistor divider can be determined using the following formula: VOUT = 1.265V x (1+ ROUT RGND ) when SS13 pin is below 1.25V. FAULT/VID4 (Pin 10) RT9238 This pin provides two combined functions. One is fault condition indicator, the other is VID4 for VRM8.4 DAC (see the Table I). Pull up this pin up to over 2V, it act like the VID4 of VRM8.4. When this pin is pulled high, the DACOUT provide 1.890V~2.090V output voltages. Nominally, the voltage at this pin is pulled low by a internal 47kΩ, in the event of an over-voltage or over-current condition, this pin is internally pulled to about 8V (VCC = 12V). VSEN2 (Pin 11) Connect this pin to the output of the VTT (VOUT2) linear regulator. This pin is also monitored for undervoltage events. SS24 (Pin 12) Connect a capacitor from this pin to ground. This capacitor, along with an internal 28µA (VSS24>1V) current source, sets the soft-start interval of the VOUT2 regulator. Pulling this pin below 0.8V induces a chip reset and shutdown. SS13 (Pin 13) Connect a capacitor from this pin to ground. This capacitor, along with an internal 28µA (VSS13>1V) current source, sets the soft-start interval of the synchronous PWM converter (VOUT1) and the AGP regulator (VOUT3). A VTTPG high signal is also delayed by the time interval required by the charging of this capacitor from 0V to 1.25V. VSEN4 (Pin 14) Connect this pin to the output of the 1.8V regulator. This pin is monitored for under-voltage events. DRIVE4 (Pin 15) Connect this pin to the gate of an external MOSEFT. This pin provides the drive for the 1.8V regulator’s pass transistor. Where ROUT is the resistor connected from VSEN to the output of the regulator, and RGND is the resistor connected from VSEN to ground. Left open, this pin is pulled high enabling fixed output voltage operation. VID25, VID0, VID1, VID2, VID3 (Pin 7, 6, 5, 4, and 3) VID3-25 are TTL-compatible the input pins to the 5bit DAC. The state logic of these five pins program the internal voltage reference, DACOUT. The level of DACOUT sets the microprocessor core converter output voltage, as well as the corresponding PGOOD and OVP thresholds. Table 1 specifies the DACOUT voltage of 32 combinations of VID levels. PGOOD (Pin 8) PGOOD is an open collector output used to indicate the status of the PWM converter output voltage. This pin is pulled low when the synchronous regulator output is not within ±10% of the DACOUT reference voltage, or when any of the other outputs are below their under-voltage thresholds. VTTPG (Pin 9) VTTPG is an open collector output used to indicate the status of the VTT (VOUT2) regulator output voltage. This pin is pulled low when the output voltage is below 1.08V under-voltage threshold or DS9238-01 July 2001 www.richtek-ic.com.tw 9 RT9238 VAUX (Pin 16) Preliminary An over-current trip cycles the soft-start function. The voltage at this pin is monitored for power-on reset (POR) purpose and pulling this pin low with an open drain device will shut down the IC. PGND (Pin 24) This pin provides boost current for the three linear regulator output drives in the event bipolar NPN transistors (instead of N-channel MOSFETs) are employed as pass elements. The voltage at this pin is monitored for power-on reset (POR) purpose. GND (Pin 17) Signal ground for the IC. All voltage levels are measured with respect to this pin. DRIVE3 (Pin 18) Connect this pin to the gate of an external MOSEFT. This pin provides the drive for the 1.5V regulator’s pass transistor. VSEN3 (Pin 19) Connect this pin to the output of the 1.5V linear regulator. This pin is monitored for under-voltage events. ICOMP (Pin 20) This pin is non-inverting input of the PWM error amplifier. It determine the VOUT1 voltage. Connect a resistor (RF) to VDAC pin. A sense current of lower MOSFET is fed to this pin to pull low the DACOUT voltage. (see VDAC) VDAC (Pin 21) This pin is internal DAC buffer output. Connect a resistor(RF) from this pin to ICOMP pin. The resistor provide a voltage drop rated from lower MOSFET turn on voltage drop. A sample hold circuit sense the voltage drop of lower MOSFET(IL x RDSON ) when LGATE1 turn on. The ratio is : (IL x RDSON ) x RF/3k FB1 (Pin 22) This pin is connected to the PWM converter’s output voltage. This pin also connects to internal PWM error amplifier inverting input and power good monitor. OCSET1 (Pin 23) Connect a resistor from this pin to the drain of the respective upper MOSFET. This resistor, an internal 200µA current source, and the upper MOSFET onresistance set the converter over-current trip point. This is the power ground of UGATE1&LGATE1. Tie the synchronous PWM converter’s lower MOSFET source to this pin. LGATE1 (Pin 25) Connect LGATE1 to the PWM converter’s lower MOSFET gate. This pin provides the gate drive for the lower MOSFET. PHASE1 (Pin 26) This pin is used to monitor the voltage drop across the upper MOSFET for over-current protection. This pin is also used to sense lower MOSFET voltage drop for VOUT1 voltage droop tuning. UGATE1 (Pin 27) Connect UGATE1 pin to the PWM converter’s upper MOSFET gate. This pin provides the gate drive for the upper MOSFET. VCC (Pin 28) Provide a 12V supply voltage for the IC to this pin. This pin also provides the gate bias charge for all the MOSFETs controlled by the IC. The voltage at this pin monitored for power-on reset (POR) purpose. www.richtek-ic.com.tw DS9238-01 July 2001 10 Preliminary Functional Description Operation The RT9238 monitors and precisely controls 4 output voltage levels (Refer to Figures 1, 2, and function block). It is designed for microprocessor computer applications with 3.3V, 5V, and 12V bias input from an ATX power supply. The IC has one PWM and three linear controllers. The PWM controller is designed to regulate the microprocessor core voltage (VOUT1). The PWM controller drives 2 MOSFETs (Q1 and Q2) in a synchronous-rectified buck converter configuration and regulates the core voltage to a level programmed by the 5-bit digital-to-analog converter (DAC). The first linear controller (EA2) is designed to provide the AGTL+ bus voltage (VOUT2) by driving a MOSFET (Q3) pass element to regulate the output voltage to a level of 1.2V. The remaining two linear controllers (EA3 and EA4) supply the 1.5V advanced graphics port (AGP) bus power (VOUT3) and the 1.8V chipset core power (VOUT4). Initialization The RT9238 automatically initializes in ATX-based systems upon receipt of input power. The Power-On Reset (POR) function continually monitors the input supply voltages. The POR monitors the bias voltage (+12VIN) at the VCC pin, the 5V input voltage (+5VIN) at the OCSET pin, and the 3.3V input voltage (+3.3VIN) at the VAUX pin. The normal level on OCSET is equal to +5VIN less a fixed voltage drop (see over-current protection). The POR function initiates soft-start operation after all supply voltages exceed their POR thresholds. Soft-Start The 1.8V supply designed to power the chipset (OUT4), cannot lag the ATX 3.3V by more than 2V, at any time. To meet this special requirement, the linear block controlling this output operates independently of the chip’s power-on reset. Thus, DRIVE4 is driven to raise the OUT4 voltage before the input supplies reach their POR levels. As seen in Fig.3, at time T0 the power is turned on and the RT9238 input supplies ramp up. Immediately following, OUT4 is also ramped up, lagging the ATX 3.3V by about 1.8V. At time T1, the POR function initiates the SS24 soft-start sequence. Initially, the voltage on the SS24 pin rapidly increases to approximately 1V (this minimizes the soft-start interval). Then, an internal 28µA current source charges an external capacitor (CSS24) on the SS24 pin to about 4.5V. As the SS24 voltage increases, the EA2 error amplifier drives Q3 to provide a smooth transition to the final set voltage. The OUT4 reference (clamped to SS24) increasing past the intermediary level, established based on the ATX 3.3V presence at the VAUX pin, brings the output in regulation soon after T2. As OUT2 increases past the 90% power-good level, the second soft-start (SS13) is released. Between T2 and T3, the SS13 pin voltage ramps from 0V to the valley of the oscillator’s triangle wave (at 1.25V). Contingent upon OUT2 remaining above 1.08V, the first PWM pulse on PHASE1 triggers the VTTPG pin to go high. The oscillator’s triangular wave form is compared to the clamped error amplifier output voltage. As the SS13 pin voltage increases, the pulse-width on the PHASE1 pin increases, bringing the OUT1 output within regulation limits. Similarly, the SS13 voltage clamps the reference voltage for OUT3, enabling a controlled output voltage ramp-up. At time T4, all output voltages are within power-good limits, situation reported by the PGOOD pin going high. The T2 to T3 time interval is dependent upon the value of CSS13. The same capacitor is also responsible for the ramp-up time of the OUT1 and OUT3 voltages. If selecting a different capacitor then recommended in the circuit application literature, consider the effects the different value will have on the ramp-up time and inrush currents of the OUT1 and OUT3 outputs. DS9238-01 July 2001 www.richtek-ic.com.tw 11 RT9238 ATX12V 10V ATX5V SS24 0V 3.0V ATX3.3V VOUT4 ( 1.8V) VOUT1 ( 1.65V) PGOOD VTTPG SS13 Preliminary VSEN4) is ignored until the respective UP signal goes high. This allows VOUT3 and VOUT4 to increase without fault at start-up. Following an over-current event (OC1, UV2, or UV3 event), bringing the SS24 pin below 0.8V resets the over-current latch and generates a soft-started ramp-up of the outputs 1, 2, and 3. UV3 SS13UP OC LATCH VOUT2 ( 1.2V) VOUT3 ( 1.5V) 0V T0 T1 T2 T3 T4T5 TIME OC1 _ 4V SS13 0.8V SS24 S R Q COUNTER R INHIBIT 1,2,3 SSDOWN + + _ SS24UP + _ 4V FAULT LATCH S POR R Q Q FAULT Fig.3 Soft-start Interval OV R Fault Protection All four outputs are monitored and protected against extreme overload. The chip’s response to an output overload is selective, depending on the faulting output. UV4 OC LATCH COUNTER R UV2 S Q Fig.4 Fault Logic-simplified Schematic An over-voltage on VOUT1 output (FB1) disables outputs 1, 2, and 3, and latches the IC off. An undervoltage on VOUT4 output latches the IC off. A single over-current event on output 1, or an under-voltage event on output 2 or 3, increments the respective fault counters and triggers a shutdown of outputs 1, 2, and 3, followed by a soft-start re-start. After three consecutive fault events on either counter, the chip is latched off. Removal of bias power resets both the fault latch and the counters. Both counters are also reset by a successful start-up of all the outputs. Fig.3 shows a simplified schematic of the fault logic. The over-current latches are set dependent upon the states of the over-current (OC1), output 2 and 3 under-voltage (UV2, UV3) and the soft-start signals (SS13, SS24). Window comparators monitor the SS pins and indicate when the respective CSS pins are fully charged to above 4.0V (UP signals). An undervoltage on either linear output (VSEN2, VSEN3, or www.richtek-ic.com.tw OUT1 Over-Voltage Protection During operation, a short across the synchronous PWM upper MOSFET (Q1) causes VOUT1 to increase. When the output exceeds the over-voltage threshold of 115% of DACOUT, the over-voltage comparator trips to set the fault latch and turns the lower MOSFET (Q2) on. This blows the input fuse and reduces VOUT1. A separate over-voltage circuit provides protection during the initial application of power. For voltages on the VCC pin below the power-on reset (and above ~4V), the output level is monitored for voltages above 1.3V. Should FB1 exceed this level, the lower MOSFET, Q2, is driven on. Over-Current Protection All outputs are protected against excessive overcurrents. The PWM controller uses the upper DS9238-01 July 2001 12 Preliminary MOSFET’s on-resistance, RDS(ON) to monitor the current for protection against a shorted output. All linear regulators monitor their respective VSEN pins for under-voltage to protect against excessive currents. Fig.5 illustrates the over-current protection with an overload on OUT1. The overload is applied at T0 and the current increases through the inductor (LOUT1). At time T1, the OC1 comparator trips when the voltage across Q1 (iD•RDS(ON)) exceeds the level programmed by ROCSET . This inhibits outputs 1, 2, and 3, discharges the soft-start capacitor CSS24 with 28µA current sink, and increments the counter. Softstart capacitor CSS13 is quickly discharged. CSS13 starts ramping up at T2 and initiates a new soft-start cycle. With OUT2 still overloaded, the inductor current increases to trip the over-current comparator. Again, this inhibits the outputs, but the CSS24 softstart voltage continues increasing to above 4.0V before discharging. Soft-start capacitor CSS13 is, again, quickly discharged. The counter increments to 2. The soft-start cycle repeats at T3 and trips the over-current comparator. The SS24 pin voltage increases to above 4.0V at T4 and the counter increments to 3. This sets the fault latch to disable the converter. RT9238 The three linear controllers monitor their respective VSEN pins for under-voltage. Should excessive currents cause VSEN3 or VSEN4 to fall below the linear under-voltage threshold, the respective UV signals set the OC latch or the FAULT latch, providing respective CSS capacitors are fully charged. Blanking the UV signals during the CSS charge interval allows the linear outputs to build above the under-voltage threshold during normal operation. Cycling the bias input power off then on resets the counter and the fault latch. An external resistor (ROCSET) programs the overcurrent trip level for the PWM converter. As shown in Fig.6, the internal 200µA current sink (IOCSET) develops a voltage across ROCSET (VSET) that is referenced to VIN. The DRIVE signal enables the over-current comparator (OC). When the voltage across the upper MOSFET (VDS(ON)) exceeds VSET, the over-current comparator trips to set the overcurrent latch. Both VSET and VDS are referenced to VIN and a small capacitor across ROCSET helps VOCSET track the variations of VIN due to MOSFET switching. The over-current function will trip at a peak inductor current (IPEAK) determined by: IPEAK = FAULT REPORTED IOCSET × ROCSET RDS(ON) FAULT/RT 10V 0V The OC trip point varies with MOSFET’s RDS(ON) temperature variations. To avoid over-current tripping in the normal operating load range, determine the ROCSET resistor value from the equation above with: 1. The maximum RDS(ON) at the highest junction COUNT = 1 COUNT = 2 SS 24 SS 13 4V 2V 0V COUNT = 3 INDUCTOR CURRENT OVERLOAD APPLIED temperature 2. The minimum IOCSET from the specification table 3. Determine IPEAK for IPEAK > IOUT(MAX) + (∆I)/ 2, where ∆I is the output inductor ripple current. 0A T0T1 T2 TIME T3T4 For an equation for the ripple current see the section under component guidelines titled ‘Output Inductor Selection’. Fig.5 Over-current Operation DS9238-01 July 2001 www.richtek-ic.com.tw 13 RT9238 OVER-CURRENT TRIP: VDS > VSET iD ×R D S(ON) > IOCSET × ROCSET Preliminary 1.865V which are shifted high 40mV from 1.050V to 1.825V for voltage droop gap tuning. This output VIN = +5V ROCSET VSET+ VCC UGATE VDS+ iD (OUT1) is designed to supply the core voltage of Intel’s advanced microprocessors. The voltage identification (VID) pins program an internal voltage reference (DACOUT) with a TTL-compatible 5-bit digital-to-analog converter (DAC). The level of DACOUT also sets the PGOOD and OVP thresholds. Table 1 specifies the DACOUT voltage for the different combinations of connections on the VID pins. The VID pins can be left open for a logic 1 input, since they are internally pulled to the VAUX pin through 5KΩ resistors. Changing the VID inputs during operation is not recommended and could toggle the PGOOD signal and exercise the overvoltage protection. The output voltage program is Intel VRM8.5 compatible. OCSET IOCSET 200µA DRIVE + OC _ PWM GATE CONTROL PHASE VPHASE = VIN - VDS VOCSET = VIN - VSET Fig.6 Current Limiting Setting OUT1 Voltage Program The output voltage of the PWM converter is programmed to discrete levels between 1.090V and Table 1. VOUT1 Voltage Program Pin Name VID4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 www.richtek-ic.com.tw Normal OUT1 Voltage VID0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 VID25 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 DACOUT 1.050+40mV=1.090 1.075+40mV=1.115 1.100+40mV=1.140 1.125+40mV=1.165 1.150+40mV=1.190 1.175+40mV=1.215 1.200+40mV=1.240 1.225+40mV=1.265 1.250+40mV=1.290 1.275+40mV=1.315 1.300+40mV=1.340 1.325+40mV=1.365 1.350+40mV=1.390 1.375+40mV=1.415 1.400+40mV=1.440 1.425+40mV=1.465 1.450+40mV=1.490 1.475+40mV=1.515 1.500+40mV=1.540 To be continued DS9238-01 July 2001 VID3 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 VID2 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 VID1 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 14 Preliminary Pin Name VID4 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 VID3 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 VID2 0 0 0 0 0 0 0 1 1 1 1 1 1 1 0 0 0 VID1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 1 1 0 VID0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 VID25 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 0 RT9238 Normal OUT1 Voltage DACOUT 1.525+40mV=1.565 1.550+40mV=1.590 1.575+40mV=1.615 1.600+40mV=1.640 1.625+40mV=1.665 1.650+40mV=1.690 1.675+40mV=1.715 1.700+40mV=1.740 1.725+40mV=1.765 1.750+40mV=1.790 1.775+40mV=1.815 1.800+40mV=1.840 1.825+40mV=1.865 1.850+40mV=1.890 1.900+40mV=1.940 1.950+40mV=1.990 2.000+40mV=2.040 1 0 0 0 0 0 2.050+40mV=2.090 Notes: 0=connect to GND, 1=open or connect to 3.3V through pull up resistor Application Guidelines Soft-Start Interval Initially, the soft-start function clamps the error amplifier’s output of the PWM converter. This generates PHASE pulses of increasing width that charge the output capacitor(s). The resulting output voltages start-up as shown in Fig.3. The soft-start function controls the output voltage rate of rise to limit the current surge at start-up. The softstart interval and the surge current are programmed by the soft-start capacitor, CSS. Programming a faster soft-start interval increases the peak surge current. Using the recommended 0.1µF soft start capacitors ensure all output voltages ramp up to their set values in a quick and controlled fashion, while meeting the system timing requirements. Shutdown The PWM output does not switch until the soft-start voltage (VSS13) exceeds the oscillator’s valley voltage. Additionally, the reference on each linear’s amplifier is clamped to the soft-start voltage. Holding the SS24 pin low (with an open drain or open collector signal) turns off regulators 1, 2 and 3. Regulator 4 (MCH) will simply drop its output to the intermediate soft-start level. This output is not allowed to violate the 2V maximum potential gap to the ATX 3.3V output. Layout Considerations MOSFETs switch very fast and efficiently. The speed with which the current transitions from one device to another causes voltage spikes across the interconnecting impedances and parasitic circuit DS9238-01 July 2001 www.richtek-ic.com.tw 15 RT9238 Preliminary component ground connections with vias to this layer. Dedicate another solid layer as a power plane and break this plane into smaller islands of common voltage levels. The power plane should support the input power and output power nodes. Use copper filled polygons on the top and bottom circuit layers for the PHASE node, but do not unnecessarily oversize this particular island. Since the PHASE node is subject to very high dV/dt voltages, the stray capacitor formed between these island and the surrounding circuitry will tend to couple switching noise. Use the remaining printed circuit layers for small signal wiring. The wiring traces from the control IC to the MOSFET gate and source should be sized to carry 2A peak currents. elements. The voltage spikes can degrade efficiency, radiate noise into the circuit, and lead to device overvoltage stress. Careful component layout and printed circuit design minimizes the voltage spikes in the converter. Consider, as an example, the turn-off transition of the upper MOSFET. Prior to turn-off, the upper MOSFET was carrying the full load current. During the turn-off, current stops flowing in the upper MOSFET and is picked up by the lower MOSFET or Schottky diode. Any inductance in the switched current path generates a large voltage spike during the switching interval. Careful component selection, tight layout of the critical components, and short, wide circuit traces minimize the magnitude of voltage spikes. There are two sets of critical components in a DC-DC converter using an RT9238 controller. The switching power components are the most critical because they switch large amounts of energy, and as such, they tend to generate equally large amounts of noise. The critical small signal components are those connected to sensitive nodes or those supplying critical bypass current. The power components and the controller IC should be placed first. Locate the input capacitors, especially the high-frequency ceramic de-coupling capacitors, close to the power switches. Locate the output inductor and output capacitors between the MOSFETs and the load. Locate the PWM controller close to the MOSFETs. The critical small signal components include the bypass capacitor for VCC and the soft-start capacitor, CSS. Locate these components close to their connecting pins on the control IC. Minimize any leakage current paths from any SS node, since the internal current source is only 28µA. A multi-layer printed circuit board is recommended. Fig.7 shows the connections of the critical components in the converter. Note that the capacitors CIN and COUT each could represent numerous physical capacitors. Dedicate one solid layer for a ground plane and make all critical www.richtek-ic.com.tw LIN +5VIN CIN +3.3VIN VOUT2 LOAD Q3 +12V CVCC VCC DRIVE2 UGATE COUT2 SS24 CSS24,13 VOUT3 LOAD COUT3 Q4 DRIVE3 DRIVE4 PGND SS13 PHASE LGATE Q2 COUT1 CR1 GND OCSET COCSET ROCSET Q1 LOUT VOUT1 LOAD RT9238 VOUT4 LOAD Q5 COUT4 ISLAND ON POWER PLANE LAYER ISLAND ON CIRCUIT PLANE LAYER VIA/THROUGH-HOLE CONNECTION TO GROUND PLANE Fig.7 Layout Planning PWM1 Controller Feedback Compensation The PWM controller uses voltage-mode control for output regulation. An internal pole-zero compensation scheme is used with an active capacitor and a passive resistor shown in Fig.8. The zero FZ1 is fixed at about 1kHz to compensate the output ‘s LC pole FLC. The compensation is to DS9238-01 July 2001 16 Preliminary provide closed loop transfer function with 0 dB crossing frequency and adequate phase margin. For some suggestion LC combinations are L/C = VCORE Volt 1.70 RT9238 VCORE Maximum VCORE Typical VCORE Minimum 1.60 4µH/6000µF, 3uH/8000uF or 2µH/12000µF. gain vs. frequency. Fig.9 shows an asymptotic plot of the DC-DC converter’s Fig.8 Error Amplifier Compensation + _ EA 10 Active Cap 20 30 A Fig.11 VCORE Load Line Two things have to be completed at load transient response, first is to sense the instantaneous load current, second is real time to drop the VCORE voltage based on the loadlines. A RT9238 internal transconductance (Gm) amplifier sample the on-state drop across the lower MOSFET per clock cycle, the voltage drop is simply RDS-ON X inductor current IL. In step-down DC-DC converter, the IL is relative to load current. The transferred rate of the Gm amplifier is 1/3k, this mean the current output of Gm amplifier is ISENSE = RDS(ON) x IL/3k. CLOSED LOOP GAIN 100 80 60 40 20 0 20log VIN VP-P FZ1 FLC FESR COMPENSATION FP1 Fig.12 shown the voltage droop tuning circuit, a DACOUT buffer amplifier connect a RF resistor to the non-inverting input of the PWM error amplifier, when load transient happened, the feedback ISENSE current fitted to the non-inverting input of the PWM error -20 -40 -60 10 MODULATOR GAIN 100 1K 10K 100K 1M amplifier to drop the VCORE voltage. The drop voltage is equal to VDROOP = ISENSE x RF V5V IM1 Fig.9 PWM Bode Plot Transient Response Modern micro-processsor’s power supply request a voltage droop at load transient response and a loadlines at static state load changing as shown in Fig.10, and Fig.11. ∆ IO Control Logic Sample Hold + Gm_ UG PHASE RS RS LG IM2 Rds-on IL VCORE + Low Side Current Sense Error Amp _ COMP + VNI Isense REF DAC Buffer + _ RF VCORE Ripple Fig.10 Transient Response REFOUT Reference Output Fig.12 Voltage Droop Tuning DS9238-01 July 2001 www.richtek-ic.com.tw 17 RT9238 Preliminary PWM Output Capacitors Modern microprocessors produce transient load rates above 1A/ns. High frequency capacitors initially supply the transient current and slow the load rate-ofchange seen by the bulk capacitors. The bulk filter capacitor values are generally determined by the ESR (effective series resistance) and voltage rating requirements requirements. High frequency decoupling capacitors should be placed as close to the power pins of the load as physically possible. Be careful not to add inductance rather than actual capacitance Fig.13, 14 shown the ISENSE and VCORE wave forms. 0µA -20µA ISENSE -40µA -60µA -80µA 1.6ms 1.8ms Time Time 2.0ms in the circuit board wiring that could cancel the usefulness of these low inductance components. Consult with the manufacturer of the load on specific decoupling requirements. Use only specialized low-ESR capacitors intended for Fig.13 ISENSE Current 1.4V switching-regulator applications for the bulk capacitors. The bulk capacitor’s ESR determines the output ripple voltage and the initial voltage drop VCORE following a high slew-rate transient’s edge. An 1.3V aluminum electrolytic capacitor’s ESR value is related to the case size with lower ESR available in larger case sizes. However, the equivalent series inductance (ESL) of these capacitors increases with 1.6ms 1.8ms 2.0ms 2.2ms 1.2V case size and can reduce the usefulness of the capacitor to high slew-rate transient loading. Unfortunately, ESL is not a specified parameter. Work with your capacitor supplier and measure the capacitor’s impedance with frequency to select a suitable component. In most cases, multiple Time Time Fig.14 VCORE W ave Form at Load Transient Component Selection Guidelines Output Capacitor Selection The output capacitors for each output have unique requirements. In general the output capacitors should be selected to meet the dynamic the PWM regulation converter requirements. Additionally, electrolytic capacitors of small case size perform better than a single large case capacitor. Linear Output Capacitors The output capacitors for the linear regulators provide dynamic load current. Thus capacitors COUT2, COUT3, and COUT4 should be selected for transient load regulation. PWM Output Inductor Selection The PWM converter requires an output inductor. The output inductor is selected to meet the output voltage ripple requirements and sets the converter’s requires an output capacitor to filter the current ripple. The load transient for the microprocessor core requires high quality capacitors to supply the high slew rate (di/dt) current demands. www.richtek-ic.com.tw DS9238-01 July 2001 18 Preliminary response time to a load transient. The inductor value determines the converter’s ripple current and the ripple voltage is a function of the ripple current. The ripple voltage and current are approximated by the following equations: VIN − VOUT VOUT ∆I = × FS × L VIN RT9238 Input Capacitor Selection The important parameters for the bulk input capacitor are the voltage rating and the RMS current rating. For reliable operation, select bulk input capacitors with voltage and current ratings above the maximum input voltage and largest RMS current required by the ∆VOUT = ∆I × ESR circuit. The capacitor voltage rating should be at least 1.25 times greater than the maximum input voltage. The maximum RMS current rating requirement for the input capacitors of a buck regulator is approximately 1/2 of the DC output load current. Worst-case RMS current draw in a circuit employing the RT9238 amounts to the largest RMS current draw of the switching regulator. Use a mix of input bypass capacitors to control the voltage ceramic overshoot across for the the MOSFETs. high Use capacitance frequency Increasing the value of inductance reduces the ripple current and voltage. However, large inductance values increase the converter’s response time to a load transient. One of the parameters limiting the converter’s response to a load transient is the time required to change the inductor current. Given a sufficiently fast control loop design, the RT9238 will provide either 0% or 100% duty cycle in response to a load transient. The response time is the time interval required to slew the inductor current from an initial current value to the post-transient current level. During this interval the difference between the inductor current and the transient current level must be supplied by the output capacitor(s). Minimizing the response time can minimize the output capacitance required. The response time to a transient is different for the application of load and the removal of load. The following equations give the approximate response time interval for application and removal of a transient load: tRISE = LO × ITRAN VIN − VOUT tFALL = LO × ITRAN VOUT decoupling and bulk capacitors to supply the RMS current. Small ceramic capacitors can be placed very close to the upper MOSFET to suppress the voltage induced in the parasitic circuit impedances. For a through-hole design, several electrolytic capacitors (Panasonic HFQ series or Nichicon PL series or Sanyo MV-GX or equivalent) may be needed. For surface mount designs, solid tantalum capacitors can be used, but caution must be exercised with regard to the capacitor surge current rating. These capacitors must be capable of handling the surge current at power-up. The TPS series available from AVX, and the 593D series from Sprague are both surge current tested. MOSFET Selection/Considerations The RT9238 requires 5 external transistors. Two Nchannel MOSFETs are employed by the PWM converter. The GTL, AGP, and memory linear controllers can each drive a MOSFET or a NPN bipolar as a pass transistor. All these transistors should be selected based upon RDS(ON) , current gain, saturation voltages, gate supply requirements, and thermal management considerations. where: ITRAN is the transient load current step, tRISE is the response time to the application of load, and tFALL is the response time to the removal of load. Be sure to check both of these equations at the minimum and maximum output levels for the worst case response time. DS9238-01 July 2001 www.richtek-ic.com.tw 19 RT9238 PWM MOSFET Selection and Considerations Preliminary gate-to-source voltage rating exceeds the maximum voltage applied to VCC. +12V VCC UGATE PHASE Q1 NOTE: VGS ≈ VCC - 5 V Q2 CR1 NOTE: VGS ≈ 8 V +5V OR LESS In high-current PWM applications, the MOSFET power dissipation, package selection and heatsink are the dominant design factors. The power dissipation includes two main loss components: conduction losses and switching losses. These losses are distributed between the upper and lower MOSFET according to the duty factor. The conduction losses are the main component of power dissipation for the lower MOSFETs. Only the upper MOSFET has significant switching losses, since the lower device turns on and off into near zero voltage. The equations presented assume linear voltagecurrent transitions and do not model power losses due to the lower MOSFET’s body diode or the output capacitances associated with either MOSFET. The gate charge losses are dissipated by the controller IC (RT9238) and do not contribute to the MOSFETs’ heat rise. Ensure that both MOSFETs are within their maximum junction temperature at high ambient temperature by calculating the according to A package separate specifications. temperature rise resistance may be thermal heatsink LGATE PGND GND Rectifier CR1 is a clamp that catches the negative inductor swing during the dead time between the turn off of the lower MOSFET and the turn on of the upper MOSFET. For best results, the diode must be a surface-mount Schottky type to prevent the parasitic MOSFET body diode from conducting. It is acceptable to omit the diode and let the body diode of the lower MOSFET clamp the negative inductor swing, but one must ensure the PHASE node negative voltage swing does not exceed -3V to -5V peak. The diode’s rated reverse breakdown voltage must be equal or greater to 1.5 times the maximum input voltage. Linear Controllers Transistor Selection The RT9238 linear controllers are compatible with both NPN bipolar as well as N-channel MOSFET transistors. The main criteria for selection of pass transistors for the linear regulators is package selection for efficient removal of heat. The power dissipated in a linear regulator is PLINEAR = IO × ( VIN − VOUT ) Select a package and heatsink that maintains the junction temperature below the maximum desired temperature with the maximum expected ambient temperature. When selecting bipolar NPN transistors for use with the linear controllers, insure the current gain at the DS9238-01 July 2001 necessary depending upon MOSFET power, package type, ambient temperature and air flow. IO × RDS(ON) × VOUT VIN 2 PUPPER = + IO × VIN × tSW × FS 2 PLOWER = IO 2 × RDS(ON) × ( VIN − VOUT ) VIN The RDS(ON) is different for the two equations above even if the same device is used for both. This is because the gate drive applied to the upper MOSFET is different than the lower MOSFET. Fig.15 shows the gate drive where the upper MOSFET’s gate-tosource voltage is approximately VCC less the input supply. For +5V main power and +12VDC for the bias, the approximate gate-to-source voltage of Q1 is 7V. The lower gate drive voltage is about 8V. A logiclevel MOSFET is a good choice for Q1 and a logiclevel MOSFET can be used for Q2 if its absolute www.richtek-ic.com.tw 20 _ + Fig.15 Upper Gate Drive-direct VCC Drive Preliminary given operating VCE is sufficiently large to provide the desired output load current when the base is fed with the minimum driver output current. In order to ensure the strict timing/level requirement of OUT4, a NPN transistor is recommended for use as a pass element on this output (Q5). An low gate threshold NMOS could be used, but meeting the requirements would then depend on the VCC bias being sufficiently high to allow control of the MOSFET. RT9238 DS9238-01 July 2001 www.richtek-ic.com.tw 21 RT9238 Package Information Preliminary H M B B J A C F D I Symbol A B C D F H I J M Dimensions In Millimeters Min 17.704 7.391 2.362 0.330 1.194 0.229 0.102 10.008 0.381 Max 18.110 7.595 2.642 0.508 1.346 0.330 0.305 10.643 1.270 Dimensions In Inches Min 0.697 0.291 0.093 0.013 0.047 0.009 0.004 0.394 0.015 Max 0.713 0.299 0.104 0.020 0.053 0.013 0.012 0.419 0.050 www.richtek-ic.com.tw DS9238-01 July 2001 22 RT9238 Preliminary DS9238-01 July 2001 www.richtek-ic.com.tw 23 RT9238 Preliminary RICHTEK TECHNOLOGY CORP. Headquarter 6F, No. 35, Hsintai Road, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5510047 Fax: (8863)5537749 RICHTEK TECHNOLOGY CORP. Taipei Office (Marketing) 8F-1, No. 137, Lane 235, Paochiao Road, Hsintien City Taipei County, Taiwan, R.O.C. Tel: (8862)89191466 Fax: (8862)89191465 Email: marketing@richtek-ic.com.tw www.richtek-ic.com.tw DS9238-01 July 2001 24