2ED2109 (4) S06F (J)
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
Features
Product summary
•
•
•
•
•
•
•
•
•
•
•
•
•
•
VS_OFFSET = 650 V max
Io+pk / Io-pk (typ.) = + 0.29 A/ - 0.7 A
VCC = 10 V to 20 V
Internal deadtime = 540 ns typ.
tON / tOFF (typ.) = 740 ns/ 200 ns
•
•
•
•
Unique Infineon Thin-Film-Silicon On Insulator (SOI)-technology
Negative VS transient immunity of 100 V
Floating channel designed for bootstrap operation
Operating voltages (VS node) upto + 650 V
Maximum bootstrap voltage (VB node) of + 675 V
Integrated ultra-fast, low resistance bootstrap diode
Logic operational up to –11 V on VS Pin
Negative voltage tolerance on inputs of –5 V
Independent under voltage lockout for both channels
Schmitt trigger inputs with hysteresis
3.3 V, 5 V and 15 V input logic compatible
Maximum supply voltage of 25 V
Dual package options of DSO-8 and DSO-14
High and low voltage pins separated for maximum creepage and
clearance (2ED21094S06J version)
Separate logic and power ground with the 2ED21094S06J version
Interlocking function with internal 540 ns dead time and
programmable up to 5 us with external resistor (2ED21094S06J only)
Shutdown input turns off both channels
RoHS compliant
Packages
DSO-8
DSO-14
Potential applications
Driving IGBTs, enhancement mode N-Channel MOSFETs in various power electronic applications.
Typical Infineon recommendations are as below:
• Motor drives, general purpose inverters having TRENCHSTOP™ IGBT6 or 600 V EasyPACK™ modules or its
equivalent power stages
• Refrigeration compressors, induction cookers, other major home appliances having RCD series IGBTs or
TRENCHSTOP™ family IGBTs or their equivalent power stages
• Battery operated small home appliances such as power tools, vaccum cleaners using low voltage OptiMOS™
MOSFETs or their equivalent power stages
• Totem pole, half-bridge and full-bridge converters in offline AC-DC power supplies for industrial SMPS having
high voltage CoolMOS™ super junction MOSFETs or TRENCHSTOP™ H3 and WR5 IGBT series or their equivalent
• High power LED and HID lighting having CoolMOS™ super junction MOSFETs
• Electric vehicle (EV) charging stations and battery management systems
• Driving 650 V SiC MOSFETs in above applications
Product validation
Qualified for industrial applications according to the relevant tests of JEDEC47/20/22
Ordering information
Base part number
Package type
2ED2109S06F
2ED21094S06J
DSO - 8
DSO - 14
Datasheet
www.infineon.com/soi
Standard pack
Form
Quantity
Tape and Reel
2500
Tape and Reel
2500
Orderable part number
2ED2109S06FXUMA1
2ED21094S06JXUMA1
Please read the Important Notice and Warnings at the end of this document
Page 1 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
Description
The 2ED2109 (4) S06F (J) is a high voltage, high speed power MOSFET and IGBT driver with independent high and
low side referenced output channels. Based on Infineon’s SOI-technology there is an excellent ruggedness and
noise immunity with capability to maintain operational logic at negative voltages of up to - 11 V on VS pin (VCC =
15 V) on transient voltages. There are not any parasitic thyristor structures present in the device, hence no
parasitic latch up may occur at all temperature and voltage conditions. The logic input is compatible with
standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage
designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power
MOSFET, SiC MOSFET or IGBT in the high side configuration, which operate up to 650 V.
Integrated
RBS DBS
1
VCC
VCC
IN
2
IN
VB
HO
8
VCC
1
VCC
IN
2
IN
VB
13
3
SD
HO
12
4
DT
VS
11
5
VSS
6
COM
9
LO
8
SD
7
RDT
TO LOAD
3
SD
4
SD
COM
VS
LO
Up to 650V
Integrated
RBS DBS
Up to 650V
14
TO LOAD
6
VSS
5
7
10
2ED2109S06F
2ED21094S06J
* Bootstrap diode is monolithically integrated
* Please refer to our application notes and design tips for proper circuit board layout.
Figure 1
Typical application block diagram
Summary of feature comparison of the 2ED210x family:
Table 1
Part No.
2ED2106S06F
2ED21064S06J
Input
logic
Cross
conduction
prevention
logic
Deadtime
HIN, LIN
No
None
2ED2108S06F
2ED21084S06J
HIN, LIN
Yes
2ED2109S06F
2ED21094S06J
2ED21091S06F
Datasheet
www.infineon.com/soi
IN, SD
Yes
IN, DT/SD
Yes
Ground pins
tON / tOFF
COM
VSS / COM
Package
DSO - 8
200 ns /
200 ns
DSO - 14
Internal 540 ns
COM
Programmable
540 ns - 5000 ns
VSS / COM
DSO - 14
Internal 540 ns
COM
DSO - 8
Programmable
540 ns - 5000 ns
VSS / COM
Programmable
540 ns - 2700 ns
COM
2 of 26
740 ns /
200 ns
DSO - 8
DSO - 14
DSO – 8
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
1
Table of contents
Features
Product summary ........................................................................................................................ 1
Potential applications ................................................................................................................................................. 1
Product validation ....................................................................................................................................................... 1
Ordering information ................................................................................................................................................... 1
Description…… ........................................................................................................................................................... 2
Summary of feature comparison of the 2ED210x family: ........................................................................................... 2
1
Table of contents ................................................................................................................... 3
2
Block diagram........................................................................................................................ 4
3
3.1
3.2
Pin configuration and functionality .......................................................................................... 5
Pin configuration ..................................................................................................................................... 5
Pin functionality ...................................................................................................................................... 5
4
4.1
4.2
4.3
4.4
Electrical parameters ............................................................................................................. 6
Absolute maximum ratings ..................................................................................................................... 6
Recommended operating conditions..................................................................................................... 6
Static electrical characteristics ............................................................................................................... 7
Dynamic electrical characteristics .......................................................................................................... 8
5
Application information and additional details .......................................................................... 9
5.1
IGBT / MOSFET gate drive ....................................................................................................................... 9
5.2
Switching and timing relationships ........................................................................................................ 9
5.3
Deadtime ............................................................................................................................................... 10
5.4
Matched propagation delays ................................................................................................................ 11
5.5
Enable or shutdown input .................................................................................................................... 12
5.6
Input logic compatibility ....................................................................................................................... 12
5.7
Undervoltage lockout ........................................................................................................................... 13
5.8
Bootstrap diode..................................................................................................................................... 13
5.9
Calculating the bootstrap capacitance CBS .......................................................................................... 14
5.10
Tolerant to negative tranisents on input pins ...................................................................................... 15
5.11
Negative voltage transient tolerance of VS pin .................................................................................... 16
5.12
NTSOA – Negative Transient Safe Operating Area ............................................................................... 17
5.13
Higher headroom for input to output signal transmission with logic operation upto -11 V .............. 18
5.14
Maximum switching frequency ............................................................................................................. 19
5.15
PCB layout tips ...................................................................................................................................... 20
6
Qualification information....................................................................................................... 21
7
Related products................................................................................................................... 21
8
Package details ..................................................................................................................... 22
9
Part marking information ...................................................................................................... 23
10
Additional documentation and resources................................................................................. 24
10.1
Infineon online forum resources .......................................................................................................... 24
11
Revision history .................................................................................................................... 25
Datasheet
www.infineon.com/soi
3 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
2
Block diagram
R
Deadtime
VCC UV
DETECT
Q
HO
6
VS
1
VCC
5
LO
4
COM
S
Pulse
Generator
DT
7
R
Pulse
Filter
2
VB
UV
DETECT
2ED2109S06F
IN
8
BS diode
VCC
+5V
SD
VSS/COM
LEVEL
SHIFT
Delay
Match
3
R
DT
Deadtime
VCC UV
DETECT
Q
HO
11
VS
1
VCC
7
LO
6
COM
S
Pulse
Generator
DT 4
12
R
Pulse
Filter
IN
VB
UV
DETECT
2ED21094S06J
2
13
BS diode
VCC
+5V
SD
VSS/COM
LEVEL
SHIFT
Delay
Match
3
VSS 5
Figure 2
Block diagrams
Datasheet
www.infineon.com/soi
4 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
3
Pin configuration and functionality
3.1
Pin configuration
VCC
VB
2
IN
HO
7
VS
6
LO
5
SD
COM
4
Figure 3
3.2
VCC
2
IN
VB
13
3
SD
HO
12
4
DT
VS
11
5
VSS
10
6
COM
9
7
LO
8
8
1
3
14
1
8 - Lead DSO - 8 (150 mil)
14 - Lead DSO - 14 (150 mil)
2ED2109S06F
2ED21094S06J
2ED2109 (4) S06 F(J) pin assignments (top view)
Pin functionality
Table 2
Symbol
VCC
Description
Low-side and logic supply voltage
IN
Logic input for high-side and low-side gate driver output (HO and LO), in phase with HO.
Schmitt trigger input with hysteresis and pull down
/SD
Logic input for shut down, out of phase. Schmitt trigger input with hysteresis and pull up
DT
Programmable dead time pin, referenced to Vss (2ED21094S06J only)
VSS
Logic ground ( 2ED21094S06J only)
COM
Low-side gate drive return
LO
Low-side driver output
VS
High voltage floating supply return
HO
High-side driver output
VB
High-side gate drive floating supply
Datasheet
www.infineon.com/soi
5 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
4
Electrical parameters
4.1
Absolute maximum ratings
Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage
parameters are absolute voltages referenced to COM unless otherwise stated in the table. The thermal resistance
and power dissipation ratings are measured under board mounted and still air conditions.
Table 3
Symbol
VB
VS
VHO
VBS
VCC
VLO
VIN
DT
VSS
dVS/dt
PD
RthJA
TJ
TS
TL
Absolute maximum ratings
Definition
High-side floating well supply voltage Note 1
High-side floating well supply return voltage
Floating gate drive output voltage
Floating gate drive voltage supply voltage
Low side supply voltage
Low-side output voltage
Logic input voltage (IN & /SD)
Programmable dead time pin voltage (2ED21094S06J only)
Logic ground (2ED21094S06J only)
Allowable VS offset supply transient relative to COM
8 - Lead DSO - 8
Package power dissipation @ TA +25ºC
14 - Lead DSO -14
8 - Lead DSO - 8
Thermal resistance, junction to ambient
14 - Lead DSO -14
Junction temperature
Storage temperature
Lead temperature (soldering, 10 seconds)
Min.
VCC – 5
VCC – VBS – 5
VS – 0.5
-1
-1
- 0.5
- 5/ (VSS – 5)
VSS - 0.5
VCC – 25
—
—
—
—
—
—
- 55
—
Max.
675
650
VB + 0.5
25
25
VCC + 0.5
VCC + 0.5
VCC + 0.5
VCC + 0.5
50
0.625
1
200
120
150
150
300
Units
V
V/ns
W
ºC/W
ºC
Note 1: In case VCC > VB there is an additional power dissipation in the internal bootstrap diode between pins V CC and VB in case of
activated bootstrap diode.
4.2
Recommended operating conditions
For proper operation, the device should be used within the recommended conditions. All voltage parameters
are absolute voltages referenced to COM unless otherwise stated in the table. The offset rating is tested with
supplies of (VCC – COM) = (VB – VS) = 15 V.
Table 4
Symbol
VB
VBS
VS
VHO
VCC
VLO
VIN
DT
VSS
TA
Recommended operating conditions
Definition
Bootstrap voltage
High-side floating well supply voltage
High-side floating well supply offset voltage Note 2
Floating gate drive output voltage
Low-side supply voltage
Low-side output voltage
Logic input voltage (IN & /SD)
Programmable dead time pin voltage (2ED21094S06J only)
Logic ground (2ED21094S06J only) with respect to COM
Ambient temperature
Datasheet
www.infineon.com/soi
6 of 26
Min
VS + 10
10
VCC – VBS – 1
VS
10
COM
- 4 / (VSS – 4)
VSS
-5
- 40
Max
VS + 20
20
650
VB
20
VCC
5 / (VSS + 5)
+5
+5
125
Units
V
ºC
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
Note 2: Logic operation for VS of – 11 V to +650 V.
4.3
Static electrical characteristics
(VCC – COM) = (VB – VS) = 15 V, VSS = COM and TA = 25 °C unless otherwise specified. The VIL, VIH and IIN parameters are
referenced to Vss / COM and are applicable to the respective input leads: IN and /SD. The VO and IO parameters are
referenced to VS / COM and are applicable to the respective output leads HO or LO. The VCCUV parameters are
referenced to COM. The VBSUV parameters are referenced to VS.
Table 5
Static electrical characteristics
Symbol
Definition
VBS supply undervoltage positive going
threshold
VBS supply undervoltage negative going
threshold
VBS supply undervoltage hysteresis
VCC supply undervoltage positive going
threshold
VCC supply undervoltage negative going
threshold
VCC supply undervoltage hysteresis
High-side floating well offset supply leakage
Quiescent VBS supply current
VBSUV+
VBSUVVBSUVHY
VCCUV+
VCCUVVCCUVHY
ILK
IQBS
IQCC
VOH
VOL
Io+mean
Io+
Io-mean
IoVIH
VIL
VSD,TH+
VSD,THIIN+
IINVFBSD
IFBSD
RBSD
VS
1
Min.
Typ.
Max.
7.6
8.2
8.9
6.7
7.2
8.1
—
1.0
—
8.4
9.1
9.8
7.5
8.2
8.9
—
—
—
0.9
1
170
—
12.5
—
—
450
—
—
750
—
—
—
180
—
450
—
1.7
0.7
1.7
0.7
—
—
0.05
0.02
230
290
650
700
2.1
0.9
2.1
0.9
25
—
0.2
0.1
—
—
—
—
2.4
1.1
2.4
1.1
50
10
—
1
45
Units Test Conditions
V
uA
VB = VS = 650 V
VIN = 0 V or 5 V
VIN = 0 V or 5 V
(2ED2109S06F)
VIN = 0 V or 5 V
(2ED21094S06J)
V
IO = 2 mA
mA
CL = 22 nF
VO = 0 V
CL = 22 nF
VO = 15 V
V
Vcc = 10 V to 20 V
µA
IN = 5 V, /SD = 0 V
IN = 0 V, /SD = 5 V
1.2
V
IF = 0.3 mA
85
125
mA
VCC - VB = 4 V
20
30
45
Ω
VF1 = 4 V,VF2 = 5 V
—
-11
-10
V
Vcc = 15 V
Quiescent VCC supply current
High level output voltage drop, Vcc - VLO , VB - VHO
Low level output voltage drop, VO
Mean output current from 3 V to 6 V
Peak output current turn-on1
Mean output current from 12 V to 9 V
Peak output current turn-off1
Logic “1” input voltage
Logic “0” input voltage
/SD input positive going threshold
/SD input negative going threshold
Input bias current (Output = High)
Input bias current (Output = Low)
Bootstrap diode forward voltage between Vcc
and VB
Bootstrap diode forward current between Vcc
and VB
Bootstrap diode resistance
Allowable Negative VS pin voltage for IN Signal
propagation to HO
Not subjected to production test, verified by characterization.
Datasheet
www.infineon.com/soi
7 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
4.4
Dynamic electrical characteristics
VCC = VBS = 15 V, VSS = COM, TA = 25 oC and CL = 1000 pF unless otherwise specified.
Table 6
Dynamic electrical characteristics
Symbol Definition
tON Turn-on propagation delay
tOFF Turn-off propagation delay
tsd
Shut-down propagation delay
tR
Turn-on rise time
tF
Turn-off fall time
MT
Delay matching time (HS & LS turn-on/off)
DT
MDT
Dead time
Matching Dead time
Datasheet
www.infineon.com/soi
Min.
—
—
—
—
—
—
350
4
—
Typ.
740
200
200
100
35
—
540
5
0
Max.
1030
300
300
150
80
70
730
6
70
—
0
600
8 of 26
Units
Test Conditions
ns
VIN = 0 V or 5 V
VS = 0 V
us
ns
RDT = 0
RDT = 200 k
RDT = 0
RDT = 200 k
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
5
Application information and additional details
5.1
IGBT / MOSFET gate drive
The 2ED2109 (4) S06F (J) HVIC is designed to drive MOSFET or IGBT power devices. Figure 4 and Figure 5 illustrate
several parameters associated with the gate drive functionality of the HVIC. The output current of the HVIC, used
to drive the gate of the power switch, is defined as IO. The voltage that drives the gate of the external power switch
is defined as VHO for the high-side power switch and VLO for the low-side power switch; this parameter is
sometimes generically called VOUT and in this case does not differentiate between the high-side or low-side output
voltage.
VB
(or VCC)
VB
(or VCC)
IO+
HO
(or LO)
HO
(or LO)
+
IO-
VHO (or VLO)
VS
(or COM)
Figure 4
-
VS
(or COM)
HVIC Sourcing current
5.2
Figure 5
HVIC Sinking current
Switching and timing relationships
The relationships between the input and output signals of the 2ED2109 (4) S06F (J) are illustrated below in
Figure 6 and Figure 7. From these figures, we can see the definitions of several timing parameters (i.e. tON, tOFF,
tR, and tF) associated with this device.
IN(LO)
IN
50%
50%
IN(HO)
ton
tr
toff
90%
LO
HO
SD
tf
90%
HO
10%
10%
LO
Figure 6
Switching timing diagram
Datasheet
www.infineon.com/soi
Figure 7
9 of 26
Input/output logic diagram
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
5.3
Deadtime
This family of HVICs features integrated deadtime protection circuitry. The deadtime is fixed for 2ED2109S06F; is
programmable for 2ED21094S06J, it is greater design flexibility. The deadtime feature inserts a time period (a
minimum deadtime) in which both the high- and low-side power switches are held off; this is done to ensure that
the power switch being turned off has fully turned off before the second power switch is turned on. This minimum
deadtime is automatically inserted whenever the external deadtime is shorter than interal deadtime; external
deadtimes larger than internal deadtime are not modified by the gate driver.
The deadtime circuitry of 2ED2109 (4) S06F (J) is matched with respect to the high- and low-side outputs. Figure
8 defines the two deadtime parameters (i.e., DTLO-HO and DTHO-LO); the deadtime matching parameter (MDT)
associated with the 2ED2109 (4) S06F (J) specifies the maximum difference between DTLO-HO and DTHO-LO.
Figure 8
Deadtime matching waveform definition
The 14-pin variant (2ED21094S06J) provides greater design flexibility with a programmable dead-time feature
using an external resistor (RDT) connected between the DT pin and VSS pin as shown in Figure 9.A decoupling
ceramic capacitor (CDT > 1 nF) is recommended which is parallel with RDT.
Up to 650V
Integrated
RBS DBS
VCC
1
VCC
IN
2
IN
VB
13
3
SD
HO
12
4
DT
VS
11
5
VSS
10
6
COM
9
7
LO
8
SD
14
CDT
TO LOAD
RDT
VSS
2ED21094S06J
Figure 9
14-pin half-bridge variants having adjustable dead-time feature settable with a resistor
Datasheet
www.infineon.com/soi
10 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
Figure 10 shows the linear relationship between the resistor (RDT) and dead time. Based on the end application,
designers can choose to add the external resistor to increase the dead time. In case the DT pin is left open, the
gate driver enters protection mode switching off the output stages. Hence this pin has to be connected to VSS
pin with a 0 Ω to 200 kΩ resistor based on application requirements. A 0 Ω (or shorted) provides a minimum
deadtime of 540 ns and 200 kΩ ohm provides a maximum deadtime of 5 us.
Programmable dead time in 2ED21094S06J
6
Deadtime (us)
5
4
3
2
1
0
0
10
20
30
40
50
60
70
80
90
100 110 120 130 140 150 160 170 180 190 200
RDT (kΩ)
Figure 10
5.4
Variation of dead time vs. external resistor (RDT)
Matched propagation delays
The 2ED2109 (4) S06F (J) is designed with propagation delay matching circuitry. With this feature, the IC’s
response at the output to a signal at the input requires approximately the same time duration (i.e., t ON, tOFF) for
both the low-side channels and the high-side channels; the maximum difference is specified by the delay
matching parameter (MT). The propagation turn-on delay (tON) of the 2ED2109 (4) S06F (J) is matched to the
propagation turn-off delay (tOFF).
Figure 11
Deadtime matching waveform definition
Datasheet
www.infineon.com/soi
11 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
5.5
Enable or shutdown input
2ED2109 (4) S06F (J) provides an enable functionality that allows to shutdown or to enable the output. When /SD
in pulled up (the enable voltage is higher than VENH) the output is able to operate normally, pulling /SD low (the
enable voltage is lower than VENL) the output is disable. The relationships between the input, output and enable
signals of the 2ED2109 (4) S06F (J) are illustrated below in Figure 7 / 12. From these figures, we can see the
definition of the parameter (i.e. tSD) associated with this device.
Figure 12
5.6
Shutdown waveform definitions
Input logic compatibility
The input pins are based on a TTL and CMOS compatible input-threshold logic that is independent of the Vcc
supply voltage. Figure 13 illustrates an input signal to the 2ED2109 (4) S06F (J), its input threshold values, and
the logic state of the IC as a result of the input signal. The typical high threshold (VIH) of 2.1 V and typical low
threshold (VIL) of 0.9 V. The input pins are conveniently driven with logic level PWM control signals derived from
3.3 V and 5 V digital power-controller devices. Wider hysteresis (typically 0.9 V) offers enhanced noise immunity
compared to traditional TTL logic implementations, where the hysteresis is typically less than 0.5 V. 2ED2109 (4)
S06F (J) also features tight control of the input pin threshold voltage levels which eases system design
considerations and ensures stable operation across temperature. The 2ED2109 (4) S06F (J) has input pins that
are capable of sustaining voltages higher than the bias voltage applied on the Vcc pin of the device.
Input Signal
(IRS23364D)
VIH
Input Logic
Level
VIL
High
Low
Figure 13
Low
IN & /SD input thresholds
Datasheet
www.infineon.com/soi
12 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
5.7
Undervoltage lockout
This IC provides undervoltage lockout protection on both the VCC (logic and low-side circuitry) power supply and
the VBS (high-side circuitry) power supply. Figure 14 is used to illustrate this concept; VCC (or VBS) is plotted over
time and as the waveform crosses the UVLO threshold (VCCUV+/- or VBSUV+/-) the undervoltage protection is enabled
or disabled.
Upon power-up, should the VCC voltage fail to reach the VCCUV+ threshold, the IC won’t turn-on. Additionally, if the
VCC voltage decreases below the VCCUV- threshold during operation, the undervoltage lockout circuitry will
recognize a fault condition and shutdown the high and low-side gate drive outputs.
Upon power-up, should the VBS voltage fail to reach the VBSUV+ threshold, the IC won’t turn-on. Additionally, if the
VBS voltage decreases below the VBSUV- threshold during operation, the undervoltage lockout circuitry will
recognize a fault condition, and shutdown the high-side gate drive outputs of the IC.
The UVLO protection ensures that the IC drives the external power devices only when the gate supply voltage is
sufficient to fully enhance the power devices. Without this feature, the gates of the external power switch could
be driven with a low voltage, resulting in the power switch conducting current while the channel impedance is
high; this could result in very high conduction losses within the power device and could lead to power device
failure.
VCC
(or VBS)
VCCUV+
(or VBSUV+)
VCCUV(or VBSUV-)
Time
UVLO Protection
(Gate Drive Outputs Disabled)
Normal
Operation
Figure 14
5.8
Normal
Operation
UVLO protection
Bootstrap diode
An ultra-fast bootstrap diode is monolithically integrated for establishing the high side supply. The differential
resistor of the diode helps to avoid extremely high inrush currents when initially charging the bootstrap
capacitor. The integrated diode with its resistrance helps save cost and improve reliability by reducing external
components as shown below Figure 15 and Figure 16.
Figure 15
2ED210x with integrated components
Datasheet
www.infineon.com/soi
Figure 16
13 of 26
Standard bootstrap gate driver
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
The low ohmic current limiting resistor provides essential advantages over other competitor devices with high
ohmic bootstrap structures. A low ohmic resistor such as in the 2ED210x family allows faster recharging of the
bootstrap capacitor during periods of small duty cycles on the low side transistor. The bootstrap diode is a real
pn-diode which works with all control algorithms of modern power electronics, such as trapezoidal or sinusoidal
motor drives control.
5.9
Calculating the bootstrap capacitance CBS
Bootstrapping is a common method of pumping charges from a low potential to a higher one. With this technique
a supply voltage for the floating high side sections of the gate drive can be easily established according to Figure
17. This method has the advantage of being simple and low cost but may force some limitations on duty-cycle
and on-time since they are limited by the requirement to refresh the charge in the bootstrap capacitor.Proper
capacitor choice can reduce drastically these limitations.
Figure 17
Half bridge bootstrap circuit in 2ED210x
When the low side MOSFET turns on, it will force the potential of pin VS to GND. The existing difference between
the voltage of the bootstrap capacitor VCBS and VCC results in a charging current IBS into the capacitor CBS. The
current IBS is a pulse current and therefore the ESR of the capacitor CBS must be very small in order to avoid losses
in the capacitor that result in lower lifetime of the capacitor. This pin is on high potential again after low side is
turned off and high side is conducting current. But now the bootstrap diode DBS blocks a reverse current, so that
the charges on the capacitor cannot flow back to the capacitor CVCC. The bootstrap diode DBS also takes over the
blocking voltage between pin VB and VCC. The voltage of the bootstrap capacitor can now supply the high side
gate drive sections. It is a general design rule for the location of bootstrap capacitors CBS, that they must be placed
as close as possible to the IC. Otherwise, parasitic resistors and inductances may lead to voltage spikes, which
may trigger the undervoltage lockout threshold of the individual high side driver section. However, all parts of
the 2ED210x family, which have the UVLO also contain a filter at each supply section in order to actively avoid
such undesired UVLO triggers.
The current limiting resistor RBS according to Figure 17 reduces the peak of the pulse current during the low side
MOSFET turn-on. The pulse current will occur at each turn-on of the low side MOSFET, so that with increasing
switching frequency the capacitor CBS is charged more frequently. Therefore a smaller capacitor is suitable at
higher switching frequencies. The bootstrap capacitor is mainly discharged by two effects: The high side
quiescent current and the gate charge of the high side MOSFET to be turned on.
Datasheet
www.infineon.com/soi
14 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
The minimum size of the bootstrap capacitor is given by
𝐶𝐵𝑆 =
𝑄𝐺𝑇𝑂𝑇
∆𝑉𝐵𝑆
VBS is the maximum allowable voltage drop at the bootstrap capacitor within a switching period, typically 1 V.
It is recommended to keep the voltage drop below the undervoltage lockout (UVLO) of the high side and limit
VBS ≤ (VCC – VF– VGSmin– VDSon)
VGSmin > VBSUV- , VGSmin is the minimum gate source voltage we want to maintain and VBSUV- is the high-side supply
undervoltage negative threshold.
VCC is the IC voltage supply, VF is bootstrapdiode forward voltage and VDSon is drain-source voltage of low side
MOSFET.
Please note, that the value QGTOT may vary to a maximum value based on different factors as explained below and
the capacitor shows voltage dependent derating behavior of its capacitance.
The influencing factors contributing VBS to decrease are:
- MOSFET turn on required Gate charge (QG)
- MOSFET gate-source leakage current (ILK_GS)
- Floating section quiescent current (IQBS)
- Floating section leakage current (ILK)
- Bootstrap diode leakage current (ILK_DIODE)
- Charge required by the internal level shifters (𝑄𝐿𝑆 ): typical 1nC
- Bootstrap capacitor leakage current (ILK_CAP)
- High side on time (THON)
Considering the above,
𝑄𝐺𝑇𝑂𝑇 = 𝑄𝐺 + 𝑄𝐿𝑆 + (𝐼𝑄𝐵𝑆 + 𝐼𝐿𝐾𝐺𝑆 + 𝐼𝐿𝐾 + 𝐼𝐿𝐾𝐷𝐼𝑂𝐷𝐸 + 𝐼𝐿𝐾𝐶𝐴𝑃 ) ∗ 𝑇𝐻𝑂𝑁
ILK_CAP is only relevant when using an electrolytic capacitor and can be ignored if other types of capacitors are
used. It is strongly recommend using at least one low ESR ceramic capacitor (paralleling electrolytic capacitor
and low ESR ceramic capacitor may result in an efficient solution).
The above CBS equation is valid for pulse by pulse considerations. It is easy to see, that higher capacitance values
are needed, when operating continuously at small duty cycles of low side. The recommended bootstrap
capacitance is therefore in the range up to 4.7 μF for most switching frequencies. The performance of the
integrated bootstrap diode supports the requirement for small bootstrap capacitances.
5.10
Tolerant to negative tranisents on input pins
Typically the driver's ground pin is connected close to the source pin of the MOSFET or IGBT. The microcontroller
which sends the IN and /SD PWM signals refers to the same ground and in most cases there will be an offset
voltage between the microcontroller ground pin and driver ground because of ground bounce. The 2ED210x
family can handle negative voltage spikes up to 5 V. The recommended operating level is at negative 4 V with
absolute maximum of negative 5 V. Standard half bridge or high-side/low-side gate drivers only allow negative
voltage levels down to -0.3 V. The 2ED210x family has much better noise immunity capability on the input pins.
Datasheet
www.infineon.com/soi
15 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
Figure 18
5.11
Negative voltage tolerance on inputs of upto –5 V
Negative voltage transient tolerance of VS pin
A common problem in today’s high-power switching converters is the transient response of the switch node’s
voltage as the power switches transition on and off quickly while carrying a large current. A typical 3-phase
inverter circuit is shown in Figure 19, here we define the power switches and diodes of the inverter.
If the high-side switch (e.g., the IGBT Q1 in Figure 20) switches from on to off, while the U phase current is flowing
to an inductive load, a current commutation occurs from high-side switch (Q1) to the diode (D2) in parallel with
the low-side switch of the same inverter leg. At the same instance, the voltage node VS1, swings from the positive
DC bus voltage to the negative DC bus voltage.
DC+ BUS
D1
Q1
Input
Voltage
VS1
Q2
D3
Q3
VS2
U
D2
Q4
D5
Q5
VS3
V
D4
Q6
W
To
Load
D6
DC- BUS
Figure 19
Three phase inverter
Also when the V phase current flows from the inductive load back to the inverter (see Figure 20 C) and D)), and
Q4 IGBT switches on, the current commutation occurs from D3 to Q4. At the same instance, the voltage node, VS2,
swings from the positive DC bus voltage to the negative DC bus voltage.
However, in a real inverter circuit, the VS voltage swing does not stop at the level of the negative DC bus, rather
it swings below the level of the negative DC bus. This undershoot voltage is called “negative VS transient”
Datasheet
www.infineon.com/soi
16 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
DC+ BUS
Q1
ON
Q1
OFF
DC+ BUS
DC+ BUS
DC+ BUS
D1
D3
Q3
OFF
IU
D3
Q3
OFF
IV
VS1
VS2
VS2
VS1
IV
IU
D2
Q2
OFF
Q2
OFF
A)
DC- BUS
Figure 20
D2
B)
DC- BUS
A) Q1 conducting
D4
Q4
OFF
DC- BUS
B) D2 conducting
Q4
ON
C) D3 conducting
D)
DC- BUS
C)
D) Q4 conducting
The circuit shown in Figure 21-A depicts one leg of the three phase inverter; Figure 21-B and 19-C show a
simplified illustration of the commutation of the current between Q1 and D2. The parasitic inductances in the
power circuit from the die bonding to the PCB tracks are lumped together in L C and LE for each IGBT. When the
high-side switch is on, VS1 is below the DC+ voltage by the voltage drops associated with the power switch and
the parasitic elements of the circuit. When the high-side power switch turns off, the load current momentarily
flows in the low-side freewheeling diode due to the inductive load connected to VS1 (the load is not shown in
these figures). This current flows from the DC- BUS (which is connected to the COM pin of the HVIC) to the load
and a negative voltage between VS1 and the DC- BUS is induced (i.e., the COM pin of the HVIC is at a higher
potential than the VS pin).
DC+ BUS
DC+ BUS
DC+ BUS
+
LC1
VLC1
-
D1
Q1
+
LE1
VLE1
VS1
VS1
LC2
D1
Q1
OFF
Q1
ON
IU
-
VS1
-
VLC2
IU
+
Q2
D2
Q2
OFF
D2
-
Q2
OFF
VD2
+
-
LE2
VLE2
+
DC- BUS
Figure 21
5.12
A
DC- BUS
B
DC- BUS
C
Figure A shows the parasitic elements. Figure B shows the generation of VS positive. Figure C
shows the generation of VS negative
NTSOA – Negative Transient Safe Operating Area
In a typical motor drive system, dV/dt is typically designed to be in the range of 3 – 5 V / ns. The negative VS
transient voltage can exceed this range during some events such as short circuit and over-current shutdown,
when di/dt is greater than in normal operation.
Infineon’s HVICs have been designed for the robustness required in many of today’s demanding applications. An
indication of the 2ED2109 (4) S06F (J)’s robustness can be seen in Figure 22, where the 2ED2109 (4) S06F (J)’s Safe
Operating Area is shown at VBS=15 V based on repetitive negative VS spikes. A negative VS transient voltage falling
in the grey area (outside SOA) may lead to IC permanent damage; viceversa unwanted functional anomalies or
permanent damage to the IC do not appear if negative Vs transients fall inside the SOA.
Datasheet
www.infineon.com/soi
17 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
Recommended safe operating area
Figure 22
Negative VS transient SOA for 2ED2109 (4) S06F (J) @ VBS=15 V
Even though the 2ED2109 (4) S06F(J) has been shown able to handle these large negative VS transient
conditions, it is highly recommended that the circuit designer always limit the negative VS transients as much
as possible by careful PCB layout and component use.
5.13
Higher headroom for input to output signal transmission with logic
operation upto -11 V
If there is not enough voltage for the level shifter to transmit a valid signal to the high side. High side driver
doesn’t turn on. The level shifter circuit is with respect to COM (refer to Block Diagram on page 4), the voltage
from VB to COM is the supply voltage of level shifter. Under the condition of VS is negative voltage with respect to
COM, the voltage of VS - COM is decreased, as shown in Figure 23. There is a minimum operational supply voltage
of level shifter, if the supply voltage of level shifter is too low, the level shifter cannot pass through IN signal to
HO. The specification of VS is –11 V as the internal structure allows a voltage difference of 15 V between Vcc and
COM pins. If VB – VS voltage is different, the minimum VS voltage changes accordingly.
VS
COM
- 11 V
Figure 23
Headroom for HV level shifter data transmission
Datasheet
www.infineon.com/soi
18 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
5.14
Maximum switching frequency
The 2ED210x family is capable of switching at higher frequencies as compared to standard half-bridge or high
side / low side gate drivers. They are available in two packages, the PG-DSO-8 and the PG-DSO-14. It is essential
to ensure that the component is not thermally overloaded when operating at higher frequencies. This can be
checked by means of the thermal resistance junction to ambient and the calculation or measurement of the
dissipated power. The thermal resistance is given in the datasheet (section 4) and refers to a specific layout.
Changes of this layout may lead to an increased thermal resistance, which will reduce the total dissipated power
of the driver IC. One should therefore do temperature measurements in order to avoid thermal overload under
application relevant conditions of ambient temperature and housing.
The maximum chip temperature TJ can be calculated with
𝑇𝐽 = Pd ∙ 𝑅𝑡ℎ𝐽𝐴 + 𝑇𝐴_𝑚𝑎𝑥 , where TA_max is the maximum ambient temperature.
The dissipated power Pd by the driver IC is a combination of several sources. These are explained in detail in the
application note “2ED2109 (4) S06F (J) (HVICs)”
150
Junction Temperature ( ℃ )
Junction Temperature ( ℃ )
Here is the example of the figures which estimates the gate driver IC junction temperature when switching a given
MOSFET at different switching frequencies.
Vbus = 400 V
Vbus = 200 V
125
100
75
50
25
25
125
225
325
425
525
150
Vbus = 400 V
Vbus = 200 V
125
100
75
50
25
25
Frequency (kHz)
125
225
325
425
525
Frequency (kHz)
*Assumptions for above curves: LLC topology, Power switch = IPP60R600P6, Ta = 25 °C, VBUS = 400 V, VCC = 12 V,
Rgon = 3.9 Ω, Rgoff = 1 Ω
Figure 24
Estimated TJ vs. Frequencies (Left: DSO-8, Right: DSO-14)
Datasheet
www.infineon.com/soi
19 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
5.15
PCB layout tips
Distance between high and low voltage components: It’s strongly recommended to place the components tied
to the floating voltage pins (VB and VS) near the respective high voltage portions of the device. Please see the
Case Outline information in this datasheet for the details.
Ground Plane: In order to minimize noise coulping, the ground plane should not be placed under or near the high
voltage floating side.
Gate Drive Loops: Current loops behave like antennas and are able to receive and transmit EM noise (see Figure
25). In order to reduce the EM coulping and improve the power switch turn on/off performance, the gate drive
loops must be reduced as much as possible. Moreover, current can be injected inside the gate drive loop via the
IGBT collector-to-gate parasitic capacitance. The parasitic auto-inductance of the gate loop contributes to
developing a voltage across the gate-emitter, thus increasing the possibility of a self turn-on effect.
Figure 25
Avoid antenna loops
Supply Capacitor: It is recommended to place a bypass capacitor (CIN) between the VCC and COM pins. A ceramic
1μF ceramic capacitor is suitable for most applications. This component should be placed as close as possible
to the pins in order to reduce parasitic elements.
Routing and Placement: Power stage PCB parasitic elements can contribute to large negative voltage transients
at the switch node; it is recommended to limit the phase voltage negative transients. In order to avoid such
conditions, it is recommended to 1) minimize the high-side emitter to low-side collector distance, and 2)
minimize the low-side emitter to negative bus rail stray inductance. However, where negative VS spikes remain
excessive, further steps may be taken to reduce the spike. This includes placing a resistor (5 Ω or less) between
the VS pin and the switch node (see Figure 26 - A), and in some cases using a clamping diode between COM and
VS (see Figure 26 - B). See DT04-4 at www.infineon.com for more detailed explanations.
B
A
Figure 26
Resistor between the VS pin and the switch node and clamping diode between COM and VS
Datasheet
www.infineon.com/soi
20 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
6
Table 7
Qualification information1
Qualification information
Qualification level
Moisture sensitivity level
Charged device model
ESD
Human body model
IC latch-up test
RoHS compliant
7
Industrial2
Note: This family of ICs has passed JEDEC’s Industrial
qualification. Consumer qualification level is granted by
extension of the higher Industrial level.
MSL2, 260°C
DSO-8
(per IPC/JEDEC J-STD-020)
MSL33, 260°C
DSO-14
(per IPC/JEDEC J-STD-020)
Class C3 (1.0 kV)
(per JEDEC standard JS-002)
Class 1C (1.5 kV)
(per JEDEC standard JS-001)
Class II Level A
(per JESD78)
Yes
Related products
Table 8
Product
Description
Gate Driver ICs
6EDL04I06 /
6EDL04N06
2EDL23I06 /
2EDL23N06
Power Switches
IKD04N60R / RF
IKD06N65ET6
IPD65R950CFD
IPN50R950CE
600 V, 3 phase level shift thin-film SOI gate driver with integrated high speed, low RBSD bootstrap
diodes with over-current protection (OCP), 240/420 mA source/sink current drive, Fault reporting,
and Enable for MOSFET or IGBT switches.
600 V, Half-bridge thin-film SOI level shift gate driver with integrated high speed, low
RBSD bootstrap diode, with over-current protection (OCP), 2.3/2.8 A source/sink current driver, and
one pin Enable/Fault function for MOSFET or IGBT switches.
650 V TRENCHSTOP™ IGBT with integrated diode in PG-TO252-3 package
650 V TRENCHSTOP™ IGBT with integrated diode in DPAK
650 V CoolMOS CFD2 with integrated fast body diode in DPAK
500 V CoolMOS CE Superjunction MOSFET in PG-SOT223 package
iMOTION™ Controllers
IRMCK099
iMOTION™ Motor control IC for variable speed drives utilizing sensor-less Field Oriented Control
(FOC) for Permanent Magnet Synchronous Motors (PMSM).
IMC101T
High performance Motor Control IC for variable speed drives based on field oriented control (FOC)
of permanent magnet synchronous motors (PMSM).
Qualification standards can be found at Infineon’s web site www.infineon.com
Higher qualification ratings may be available should the user have such requirements. Please contact your Infineon sales
representative for further information.
3
Higher MSL ratings may be available for the specific package types listed here. Please contact your Infineon sales representative for
further information.
Datasheet
21 of 26
V 2.31
www.infineon.com/soi
2021-10-11
1
2
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
8
Package details
Figure 27
8 - Lead DSO (2ED2109S06F)
Figure 28
14 - Lead DSO (2ED21094S06J)
Datasheet
www.infineon.com/soi
22 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
9
Part marking information
Front Side
Back Side
2ED2109
Part number
XXX
Infineon logo
XXXX
Lot code
H YYWW
Pin 1
identifier
XXXX X
Date code
Assembly
site code
(may vary)
Figure 29
Marking information PG-DSO-8
Front Side
Infineon logo
Date code
Pin 1
identifier
Figure 30
2D21094S06J
Part number
H YYWW XXX
Assembly
site code
XXXXXXXXXXX
Lot code
Marking information PG-DSO-14
Datasheet
www.infineon.com/soi
23 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
10
Additional documentation and resources
Several technical documents related to the use of HVICs are available at www.infineon.com; use the Site Search
function and the document number to quickly locate them. Below is a short list of some of these documents.
Application Notes:
Understanding HVIC Datasheet Specifications
HV Floating MOS-Gate Driver ICs
Use Gate Charge to Design the Gate Drive Circuit for Power MOSFETs and IGBTs
Bootstrap Network Analysis: Focusing on the Integrated Bootstrap Functionality
Design Tips:
Using Monolithic High Voltage Gate Drivers
Alleviating High Side Latch on Problem at Power Up
Keeping the Bootstrap Capacitor Charged in Buck Converters
Managing Transients in Control IC Driven Power Stages
Simple High Side Drive Provides Fast Switching and Continuous On-Time
10.1
Infineon online forum resources
The Gate Driver Forum is live at Infineon Forums (www.infineonforums.com). This online forum is where the
Infineon gate driver IC community comes to the assistance of our customers to provide technical guidance – how
to use gate drivers ICs, existing and new gate driver information, application information, availability of demo
boards, online training materials for over 500 gate driver ICs. The Gate Driver Forum also serves as a repository
of FAQs where the user can review solutions to common or specific issues faced in similar applications.
Register online at the Gate Driver Forum and learn the nuances of efficiently driving a power switch in any given
power electronic application.
Datasheet
www.infineon.com/soi
24 of 26
V 2.31
2021-10-11
2ED2109 (4) S06F (J)
650 V half bridge gate driver with integrated bootstrap diode
11
Document
version
2.00
2.10
2.20
Revision history
Date of release
Description of changes
July 30, 2019
Sep. 12, 2019
Jan. 14, 2020
Final Datasheet
Revised parameter values in Table 6, 7 to match the test conditions.
Revised parameter values in Table 7 to match the test conditions. Added
deadtime settings section in page 10-11. Updated the laser marking for
DSO14
Changed the ESD HBM from Class 2 to Class 1C
IC latch-up test per JESD78
Added recommended CDT capacitor on deadtime pin as shown in figure
9. Updated block diagrams in figure 2.
Merge V2.22 and V2.30.
Added interlocking function under Features section on page 1.
2.21
2.22
2.30
April 07, 2020
July 02, 2020
June 1, 2021
2.31
Oct. 11, 2021
Datasheet
www.infineon.com/soi
25 of 26
V 2.31
2021-10-11
Trademarks
All referenced product or service names and trademarks are the property of their respective owners.
Edition 2021-10-11
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2021 Infineon Technologies AG.
All Rights Reserved.
Do you have a question about this
document?
Email: erratum@infineon.com
Document reference
IMPORTANT NOTICE
The information given in this document shall in no
event be regarded as a guarantee of conditions or
characteristics (“Beschaffenheitsgarantie”) .
For further information on the product, technology,
delivery terms and conditions and prices please
contact your nearest Infineon Technologies office
(www.infineon.com).
With respect to any examples, hints or any typical
values stated herein and/or any information
regarding the application of the product, Infineon
Technologies hereby disclaims any and all
warranties and liabilities of any kind, including
without limitation warranties of non-infringement of
intellectual property rights of any third party.
WARNINGS
Due to technical requirements products may contain
dangerous substances. For information on the types
in question please contact your nearest Infineon
Technologies office.
In addition, any information given in this document
is subject to customer’s compliance with its
obligations stated in this document and any
applicable legal requirements, norms and standards
concerning customer’s products and any use of the
product of Infineon Technologies in customer’s
applications.
Except as otherwise explicitly approved by Infineon
Technologies in a written document signed by
authorized
representatives
of
Infineon
Technologies, Infineon Technologies’ products may
not be used in any applications where a failure of the
product or any consequences of the use thereof can
reasonably be expected to result in personal injury.
The data contained in this document is exclusively
intended for technically trained staff. It is the
responsibility of customer’s technical departments
to evaluate the suitability of the product for the
intended application and the completeness of the
product information given in this document with
respect to such application.