Not recommended for new designs. No replacement is available
Data Sheet No. PD60294
IRS21853SPBF
DUAL HIGH SIDE DRIVER IC
Features
•
•
•
•
•
•
Product Summary
Gate drive supply range from 10 V to 20 V
Under voltage lockout for VCC & VBS1,2
5 V input logic compatible
Tolerant to negative transient voltage
Matched propagation delays for all channels
RoHS compliant
VOFFSET
600 V max
VOUT
10 V to 20 V
ton/toff (typ)
170 ns/170 ns
Io+/-
Descriptions
2 A/2 A
Delay Matching
The IRS21853 is a high voltage, high speed power
MOSFET and IGBT dual high-side driver with propagation
delay matched output channels. Proprietary HVIC and
latch immune CMOS technologies enable ruggedized
monolithic construction. The floating logic input is
compatible with standard CMOS or LSTTL output, down to
3.3 V logic and can be operated up to 600 V above the
ground. The output driver features a high pulse current
buffer stage designed for minimum driver crossconduction. The floating channel can be used to drive an
N-channel power MOSFET or IGBT in the high-side
configuration, which operates up to 600 V.
40 ns
Package
16-Lead SOIC (narrow body)
Typical Connection Diagram
1
V B1
16
2
HO1
15
V S1
14
3
VCC
4
COM
5
H IN 1
6
H IN 2
IR S21853
S O N 16
+V D C 1
13
12
V S2
11
7
HO2
10
8
V B2
9
+VD C 2
Not recommended for new designs. No replacement is available
IRS21853SPBF
Typical Connection Diagram for ER Circuit in PDP
1
VB1
16
2
HO1
15
VS1
14
3
VCC
4
COM
5
HIN1
6
HIN2
IRS21853
SON16
L ER
C
Cp
13
12
VS2
11
7
HO2
10
8
VB2
9
C ERC
2
Not recommended for new designs. No replacement is available
IRS21853SPBF
Absolute Maximum Ratings
Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur.
parameters are absolute voltages referenced to COM.
Symbol
VCC
VIN
VB1,2
VS1,2
VHO1,2
dVS/dt
PD
RθJA
TJ
TS
TL
Note1:
Definition
Low side supply voltage
Logic input voltage (HIN1,2)
High side floating well supply voltage
High side floating well supply return voltage
Floating gate drive output voltage
Allowable VS1,2 offset supply transient relative to COM
Package power dissipation @ TA ≤+25 ºC
Thermal resistance, junction to ambient
Junction temperature
Storage temperature
Lead temperature (soldering, 10 seconds)
All voltage
Min
Max
-0.3
COM-0.3
-0.3
VB1,2-20
VS1,2-0.3
-
20 (Note1)
VCC +0.3
620 (Note1)
VBn+0.3
VBn+0.3
50
1.25
100
-55
150
-
300
Units
V
V/ns
W
ºC/W
ºC
All supplies are fully tested at 25 V. An internal 20 V clamp exists for each supply.
Recommended Operating Conditions
For proper operation, the device should be used within the recommended conditions. All voltage parameters are absolute
voltages referenced to COM. The offset rating are tested with supplies of (VCC-COM)=(VB1,2-VS1,2)=15 V.
Symbol
VCC
VIN
VB1,2
VS1,2
VHO1,2
TA
Note 2:
Note 3:
Definition
Low side supply voltage
HIN1, 2 input voltage
High side floating well supply voltage
High side floating well supply offset voltage
Floating gate drive output voltage
Ambient temperature
Min
Max
10
COM
VS1,2+10
Note 2
VS1,2
-40
20
VCC
VS1,2+20
600
VB1,2
125
Units
V
ºC
VS1,2 and VB1,2 voltages will be tolerant to short negative transient spikes. These will be defined and specified in
the future.
Logic operation for VS of –5 V to 600 V. Logic state held for VS of –5 V to –VBS1,2. (Please refer to Design Tip
DT97-3 for more details).
3
Not recommended for new designs. No replacement is available
IRS21853SPBF
Static Electrical Characteristics
(VCC-COM)=(VB1,2-VS1,2)=15 V. TA = 25 oC unless otherwise specified. The VIN, VIN,TH, and IIN parameters are referenced to
COM. The VO and IO parameters are referenced to respective VS1,2 and are applicable to the respective output leads
HO1,2. The VCCUV parameters are referenced to COM. The VBSUV1,2 parameters are referenced to VS1,2.
Symbol
Definition
Min
Typ
Max Units
VCCUV+
VCC supply undervoltage positive going threshold
8.0
8.9
9.8
VCCUV-
VCC supply undervoltage negative going threshold
7.4
8.2
9.0
8.0
8.9
9.8
7.4
8.2
9.0
---
---
50
V
ILK1,2
VBS1,2 supply undervoltage positive going
threshold
VBS1,2 supply undervoltage negative going
threshold
High-side floating well offset supply leakage
current
IQBS
Quiescent VBS supply current
---
75
150
IQCC
Quiescent VCC supply current
---
110
220
VIH
Logic “1” input voltage
3.5
---
---
VIL
Logic “0” input voltage
---
---
0.6
VOH
HO1,2 high level output voltage, VBIAS-VO
---
---
1.4
VOL
HO1,2 low level output voltage, VO
---
---
0.0
6
IIN+
Logic “1” input bias current
---
5
20
VBSUV+
VBSUV-
Test Conditions
VB1,2 = VS1,2 = 600 V
µA
HIN1,2 = 0 V or 5 V
V
Io= 0 A
Io=20 mA
VHIN1,2=5 V
µA
IIN-
Logic “0” input bias current
---
---
5
VHIN1,2=0 V
Io+
Output high short circuit pulsed current
HO1,2
---
2
---
VO=0 V,VIN=0 V,
PW