0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
EUA5202QIT1

EUA5202QIT1

  • 厂商:

    EUTECH(德信)

  • 封装:

  • 描述:

    EUA5202QIT1 - 2-W Stereo Audio Power Amplifier with Mute - Eutech Microelectronics Inc

  • 数据手册
  • 价格&库存
EUA5202QIT1 数据手册
EUA5202 2-W Stereo Audio Power Amplifier with Mute DESCRIPTION The EUA5202 is a stereo audio power amplifier that delivering 2W of continuous RMS power per channel into 3-Ω loads. When driving 1W into 8-Ω speakers, the EUA5202 has less than 0.04% THD+N across its specified frequency range. Included within this device is integrated de-pop circuitry that virtually eliminates transients that cause noise in the speakers. Amplifier gain is externally configured by means of two resistors per input channel and does not require external compensation for settings of 2 to 20 in BTL mode (1 to 10 in SE mode). An internal input MUX allows two sets of stereo inputs to the amplifier. In notebook applications, where internal speakers are driven as BTL and the line (often headphone drive) outputs are required to be SE, the EUA5202 automatically switches into SE mode when the SE/BTL inputs is activated. Consume only 7mA of supply current during normal operation, and the EUA5202 also features a shutdown function for power sensitive applications, holding the supply current at 1µA. FEATURES Output Power at 3Ω Load - 2W/ch at VDD=5V - 800mW/ch at 3V Low Supply Current and Shutdown Current Integrated Depop Circuit Mute and Shutdown Control Function Thermal Shutdown Protection Stereo Input MUX Bridge-Tied Load (BTL) or Single-Ended (SE) Modes. TSSOP-24 with Thermal Pad RoHS Compliant and 100% Lead (Pb)-Free APPLICATIONS Notebook Computers Multimedia Monitors Digital Radios and Portable TVs Block Diagram DS5202 Ver 1.6 May. 2005 1 EUA5202 Typical Application Circuit Figure 1. EUA5202 Minimum Configuration Application Circuit Figure 2. EUA5202 Full Configuration Application Circuit DS5202 Ver 1.6 May. 2005 2 EUA5202 Pin Configurations Package Pin Configurations TSSOP-24 with Thermal Pad, exposure on the bottom of the package Pin Description PIN PIN I/O DESCRIPTION HP/ LINE LBYPASS LHPIN LLINE IN LOUT+ LOUTGND/HS LVDD MUTE IN MUTE OUT NC RBYPASS RHPIN RLINEIN ROUT+ ROUTRVDD SE/BTL SHUTDOWN TJ 16 6 5 4 3 10 1,12,13, 24 7 11 9 17,23 19 20 21 22 15 18 14 8 2 I I I O O I I O Input MUX control input, hold high to select LHP IN or RHP IN (5, 20), hold low to select LLINE IN or RLINE IN (4, 21) Tap to voltage divider for left channel internal mid-supply bias Left channel headphone input, selected when HP/LINE terminal (16) is held high Left channel line input, selected when HP/LINE terminal (16) is held low Left channel + output in BTL mode, + output in SE mode Left channel - output in BTL mode, high-impedance state in SE mode Ground connection for circuitry, directly connected to thermal pad Supply voltage input for left channel and for primary bias circuits Mute all amplifiers, hold low for normal operation, hold high to mute Follows MUTE IN terminal (11), provides buffered output No internal connection Tap to voltage divider for right channel internal mid-supply bias Right channel headphone input, selected when HP/LINE terminal (16) is held high Right channel line input, selected when HP/LINE terminal (16) is held low Right channel + output in BTL mode, + output in SE mode Right channel - output in BTL mode, high-impedance state in SE mode Supply voltage input for high channel Hold low foe BTL mod, hold high for SE mode Places entire IC in shutdown mode when held high, IDD=5µA Sources a current proportional to the junction temperature. This terminal should be left unconnected during normal operation. I I O O I I I O DS5202 Ver 1.6 May. 2005 3 EUA5202 Ordering Information Order Number Package Type Marking Operating Temperature range EUA5202QIR1 EUA5202QIR0 EUA5202QIT1 EUA5202QIT0 TSSOP 24 TSSOP 24 TSSOP 24 TSSOP 24 xxxx EUA5202 xxxx EUA5202 xxxx EUA5202 xxxx EUA5202 -40°C to 85°C -40°C to 85°C -40°C to 85°C -40°C to 85°C EUA5202 □□ □□ Lead Free Code 1: Lead Free 0: Lead Packing R: Tape& Reel T: Tube Operating temperature range I: Industry Standard Package Type Q: TSSOP DS5202 Ver 1.6 May. 2005 4 Absolute Maximum Ratings EUA5202 Supply voltage , VDD------------------------------------------------------------------------------------------6V Input voltage, V1----------------------------------------------------------------------------0.3V to VDD+0.3V Continuous total power dissipation------------------------------------------------------------internally limited Operating free-air temperature range ,TA ------------------------------------------------------- –40°C to 85°C Operating junction temperature range, TJ ------------------------------------------------------- –40°C to 150°C Storage temperature range, Tstg ---------------------------------------------------------------–65°C to 150°C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds-------------------------------------260°C Recommended Operating Conditions MIN NOM MAX UNIT Supply Voltage, VDD VDD = 5V, 250m W/Ch average power, VDD = 5V, 2 W/Ch average power, VDD = 5V VDD = 3.3V 3 4-Ω stereo BTL drive, with proper PCB design -40 3-Ω stereo BTL drive, with proper PCB design -40 and 300 CFM forced-air cooling 1.25 1.25 5 5.5 85 V Operating free-air temperature, TA °C 85 4.5 2.7 Common mode input voltage, VICM V DC Electrical Characteristics, TA=25°C Symbol Parameter VDD=5V IDD Supply Current VDD=3.3V VOO IDD (Mute) IDD(SD) Output Offset Voltage (measured differentially) Supply Current in Mute Mode IDD in Shutdown Conditions Stereo BTL Stereo SE Stereo BTL Stereo SE EUA5202 Unit Min. Typ Max. 7.1 3.9 5.7 3.1 5 1.55 1 5 11 6 9 5 25 mA mA mA mA mV mA µA VDD=5V, Gain=2 VDD=5V VDD=5V DS5202 Ver 1.6 May. 2005 5 Typical Ac Operating Characteristics, VDD=5V, TA=25°C, RL=3Ω Symbol PO THD+N EUA5202 Typ. 2 2.2 200 100 >20 65 40 85 85 88 86 Parameter Output Power(each channel)*1 Total Harmonic Distortion Plus Noise Maximum Output Power Bandwidth Supply Ripple Rejection Ratio Mute Attenuation Channel-to- Channel Output Separation Line/HP Input Separation BTL Attenuation in SE Mode Input Impedance Signal-to-Noise Ratio Output Noise Voltage Conditions THD=0.2%, BTL, See Figure 3 THD=1%, BTL, See Figure 3 PO=2W, f=1KHz ,See Figure5 V1=1V, RL=10kΩ, AV=1V/V Unit W m% m% KHz dB dB dB dB dB MΩ dB µV(rms) BOM AV=10V/V THD 20 60 40 85 80 88 86 Unit W m% m% KHz dB dB dB dB dB MΩ dB µV(rms) BOM AV=10V/V THD
EUA5202QIT1 价格&库存

很抱歉,暂时无法提供与“EUA5202QIT1”相匹配的价格&库存,您可以联系我们找货

免费人工找货