74ACT16374

74ACT16374 16-Bit D-Type Flip-Flop with 3-STATE Outputs August 1999 Revised October 1999 74ACT16374 16-Bit D-Type Flip-Flop with 3-STATE Outputs General Description The ACT16374 contains sixteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and Output Enable (OE) are common to each byte and can be shorted together for full 16-bit operation. Features s Buffered Positive edge-triggered clock s Separate control logic for each byte s 16-bit version of the ACT374 s Outputs source/sink 24 mA s TTL-compatible inputs Ordering Code: Order Number 74ACT16374SSC 74ACT16374MTD Package Number MS48A MTD48 Package Description 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300” Wide 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. Logic Symbol Connection Diagram Pin Descriptions Pin Names OEn CPn I0–I15 O0–O15 Description Output Enable Input (Active LOW) Clock Pulse Input Inputs Outputs FACT™ is a trademark of Fairchild Semiconductor Corporation. © 1999 Fairchild Semiconductor Corporation DS500298 www.fairchildsemi.com 74ACT16374 Functional Description The ACT16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each byte has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-flop will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CPn) transition. With the Output Enable (OEn) LOW, the contents of the flip-flops are available at the outputs. When OEn is HIGH, the outputs go to the high impedance state. Operation of the OEn input does not affect the state of the flip-flops. Truth Tables Inputs CP1 Outputs I0–I7 H L X X O0–O7 H L (Previous) Z Outputs I8–I15 H L X X O8–O15 H L (Previous) Z   L X OE1 L L L H Inputs CP2   L X OE2 L L L H H = H IGH Voltage Level L = LOW Voltage Level X= Immaterial Z = HIGH Impedance = LOW-to-HIGH Transition  Logic Diagrams Byte 1 (0:7) Byte 2 (8:15) www.fairchildsemi.com 2 74ACT16374 Absolute Maximum Ratings(Note 1) Supply Voltage (VCC) DC Input Diode Current (IIK) VI = −0.5V VI = VCC + 0.5V DC Output Diode Current (IOK) VO = −0.5V VO = VCC + 0.5V DC Output Voltage (VO) DC Output Source/Sink Current (IO) DC VCC or Ground Current per Output Pin Storage Temperature ± 50 mA −65°C to +150°C −20 mA +20 mA −0.5V to VCC + 0.5V ±50 mA −20 mA +20 mA −0.5V to +7.0V Recommended Operating Conditions Supply Voltage (VCC) Input Voltage (VI) Output Voltage (VO) Operating Temperature (TA) Minimum Input Edge Rate (∆V/∆t) VIN from 0.8V to 2.0V VCC @ 4.5V, 5.5V Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications. 4.5V to 5.5V 0V to VCC 0V to VCC −40°C to +85°C 125 mV/ns DC Electrical Characteristics Symbol VIH VIL VOH Parameter Minimum HIGH Input Voltage Maximum LOW Input Voltage Minimum HIGH Output Voltage VCC (V) 4.5 5.5 4.5 5.5 4.5 5.5 4.5 5.5 VOL Maximum LOW Output Voltage 4.5 5.5 4.5 5.5 IOZ IIN ICCT ICC IOLD IOHD Maximum 3-STATE Leakage Current Maximum Input Leakage Current Maximum ICC/Input Maximum Quiescent Supply Current Minimum Dynamic Output Current (Note 3) 5.5 5.5 5.5 5.5 5.5 0.6 8.0 0.001 0.001 TA = +25°C Typ 1.5 1.5 1.5 1.5 4.49 5.49 2.0 2.0 0.8 0.8 4.4 5.4 3.86 4.86 0.1 0.1 0.36 0.36 ± 0.5 ± 0.1 TA = −40°C to +85°C Guaranteed Limits 2.0 2.0 0.8 0.8 4.4 5.4 3.76 4.76 0.1 0.1 0.44 0.44 ± 5.0 ± 1.0 1.5 80.0 75 −75 µA µA mA µA mA mA V Units V V V Conditions VOUT = 0.1V or VCC − 0.1V VOUT = 0.1V or VCC − 0.1V IOUT = −50 µA VIN = VIL or VIH V IOH = −24 mA IOH = −24 mA (Note 2) IOUT = 50 µA VIN = VIL or VIH V IOL = 24 mA IOL = 24 mA (Note 2) VI = VIL, VIH VO = VCC, GND VI = VCC, GND VI = VCC − 2.1V VIN = VCC or GND VOLD = 1.65V Max VOHD = 3.85V Min Note 2: All outputs loaded; thresholds associated with output under test. Note 3: M aximum test duration 2.0 ms; one output loaded at a time. 3 www.fairchildsemi.com 74ACT16374 AC Electrical Characteristics VCC Symbol fMAX tPLH tPHL tPZH tPZL tPHZ tPLZ Note 4: Voltage Range 5.0 is 5.0V ± 0.5V. TA = +25°C CL = 50 pF Min 71 3.1 3.0 2.5 3.0 2.1 2.0 5.3 5.1 4.7 5.4 5.1 4.8 7.9 7.3 7.4 8.0 7.9 7.4 Typ Max TA = −40°C to +85°C CL = 50 pF Min 67 3.1 3.0 2.5 2.0 2.1 2.0 8.4 7.8 7.9 8.5 8.2 7.9 Max MHz ns ns ns Units Parameter Maximum Clock Frequency Propagation Delay CP to On Output Enable Time Output Disable Time (V) (Note 4) 5.0 5.0 5.0 5.0 AC Operating Requirements VCC Symbol tS tH tW Parameter Setup Time, HIGH or LOW, Input to Clock Hold Time, HIGH or LOW, Input to Clock CP Pulse Width, HIGH or LOW Note 5: Voltage Range 5.0 is 5.0V ± 0.5V. TA = +25°C CL = 50 pF Typ 0.7 0.8 1.5 3.0 1.0 5.0 TA = −40°C to +85°C CL = 50 pF Guaranteed Limits 3.0 1.0 5.0 ns ns ns Units (V) (Note 5) 5.0 5.0 5.0 Capacitance Symbol CIN CPD Parameter Input Capacitance Power Dissipation Capacitance Typ 4.5 30 Units pF pF VCC = 5.0V VCC = 5.0V Conditions www.fairchildsemi.com 4 74ACT16374 Physical Dimensions inches (millimeters) unless otherwise noted 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300” Wide Package Number MS48A 5 www.fairchildsemi.com 74ACT16374 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48 www.fairchildsemi.com 6 74ACT16374 16-Bit D-Type Flip-Flop with 3-STATE Outputs Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 7 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com www.fairchildsemi.com