74F299

74F299 Octal Universal Shift/Storage Register April 1988 Revised August 1999 74F299 Octal Universal Shift/Storage Register with Common Parallel I/O Pins General Description The 74F299 is an 8-bit universal shift/storage register with 3-STATE outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs, Q0– Q7, are provided to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register. Features s Common parallel I/O for reduced pin count s Additional serial inputs and outputs for expansion s Four operating modes: shift left, shift right, load and store s 3-STATE outputs for bus-oriented applications s Guaranteed 4000V minimum ESD protection Ordering Code: Order Number 74F299SC 74F299SJ 74F299PC Package Number M20B M20D N20A Package Description 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Logic Symbols Connection Diagram IEEE/IEC © 1999 Fairchild Semiconductor Corporation DS009515 www.fairchildsemi.com 74F299 Unit Loading/Fan Out Pin Names CP DS0 DS7 S0 , S1 MR OE1, OE2 I/O0–I/O7 Q0, Q7 Description Clock Pulse Input (Active Rising Edge) Serial Data Input for Right Shift Serial Data Input for Left Shift Mode Select Inputs Asynchronous Master Reset Input (Active LOW) 3-STATE Output Enable Inputs (Active LOW) Parallel Data Inputs or 3-STATE Parallel Outputs Serial Outputs U.L. HIGH/LOW 1.0/1.0 1.0/1.0 1.0/1.0 1.0/2.0 1.0/1.0 1.0/1.0 3.5/1.083 150/40(33.3) 50/33.3 Input IIH/IIL Output IOH/IOL 20 µA/−0.6 mA 20 µA/−0.6 mA 20 µA/−0.6 mA 20 µA/−1.2 mA 20 µA/−0.6 mA 20 µA/−0.6 mA 70 µA/−0.65 mA −3 mA/24 mA (20 mA) −1 mA/20 mA Functional Description The 74F299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by S0 and S1, as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q0 and Q7 are also brought out on other pins for expansion in serial shifting of longer words. A LOW signal on MR overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed. A HIGH signal on either OE1 or OE2 disables the 3-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-STATE outputs are also disabled by HIGH signals on both S0 and S1 in preparation for a parallel load operation. Logic Diagram Mode Select Table Inputs MR S1 S0 CP L H H H H X H L H L X H H L L Response    X Asynchronous Reset; Q0–Q7 = LOW Parallel Load; I/On → Qn Shift Right; DS0 → Q0, Q0 → Q1, etc. Shift Left; DS7 → Q7, Q7 → Q6, etc. X Hold H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial = LOW-to-HIGH Clock Transition  Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. www.fairchildsemi.com 2 74F299 Absolute Maximum Ratings(Note 1) Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias VCC Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) ESD Last Passing Voltage (Min) Voltage Applied to Output in HIGH State (with VCC = 0V) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max) −0.5V to +5.5V twice the rated IOL (mA) −0.5V to VCC −65°C to +150°C −55°C to +125°C −55°C to +150°C −0.5V to +7.0V −0.5V to +7.0V −30 mA to +5.0 mA 4000V Recommended Operating Conditions Free Air Ambient Temperature Supply Voltage 0°C to +70°C +4.5V to +5.5V Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 2: Either voltage limit or current limit is sufficient to protect inputs. DC Electrical Characteristics Symbol VIH VIL VCD VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 10% VCC 10% VCC 5% VCC 5% VCC VOL IIH IBVI IBVIT ICEX VID IOD IIL IIH+ IOZH IIL+ IOZL IOS IZZ ICCH ICCL ICCZ Output LOW Voltage Input HIGH Current Input HIGH Current Breakdown Test Input HIGH Current Breakdown Test (I/O) Output HIGH Leakage Current Input Leakage Test Output Leakage Circuit Current Input LOW Current 4.75 3.75 −0.6 −1.2 Output Leakage Current Output Leakage Current Output Short-Circuit Current Bus Drainage Test Power Supply Current Power Supply Current Power Supply Current 68 68 68 −60 70 −650 −150 500 95 95 95 µA µA mA µA mA mA mA Max Max Max 0.0V Max Max Max 10% VCC 10% VCC 2.5 2.4 2.7 2.7 0.5 0.5 5.0 µA µA mA µA V µA mA Max V Min Min 2.0 0.8 −1.2 Typ Max Units V V V V Min Min VCC Conditions Recognized as a HIGH Signal Recognized as a LOW Signal IIN = −18 mA IOH = −1 mA (Q0, Q7, I/On) IOH = −3 mA (I/On) IOH = −1 mA (Q0, Q7, I/On) IOH = −3 mA (I/On) IOL = 20 mA (Q0, Q7) IOL = 24 mA (I/On) VIN = 2.7V (CP, DS0, DS7, S0, S1, MR, OE1, OE 2) VIN = 7.0V (CP, DS0, DS7, S0, S1, MR, OE1, OE 2) VIN = 5.5V (I/On) VOUT = VCC IID = 1.9 µA All Other Pins Grounded VIOD = 150 mV All Other Pins Grounded VIN = 0.5V (CP, DS0, DS7, MR, OE1, OE2) VIN = 0.5V (S0, S1) VI/O = 2.7V (I/On) VI/O = 0.5V (I/On) VOUT = 0V VOUT = 5.25V VO = HIGH VO = LOW VO = HIGH Z 7.0 0.5 50 Max Max Max 0.0 0.0 Max 3 www.fairchildsemi.com 74F299 AC Electrical Characteristics TA = +25°C Symbol Parameter Min fMAX tPLH tPHL tPLH tPHL tPHL tPHL tPZH tPZL tPHZ tPLZ tPZH tPZL tPHZ tPLZ Maximum Input Frequency Propagation Delay CP to Q0 or Q7 Propagation Delay CP to I/On Propagation Delay MR to Q0 or Q7 Propagation Delay MR to I/On Output Enable Time OE to I/On Output Disable Time OE to I/On Output Enable Time Sn to I/On Output Disable Time Sn to I/On 70 4.0 4.5 3.5 4.0 5.5 VCC = 5.0V CL = 50 pF Typ 100 7.0 6.5 7.0 8.5 7.5 8.0 8.0 9.0 9.0 9.5 Max TA = −55°C to +125°C VCC = 5.0V CL = 50 pF Min 85 4.0 4.5 3.5 4.0 5.5 9.0 9.5 10.0 11.0 12.5 Max TA = 0 to +70°C VCC = 5.0V CL = 50 pF Min 70 4.0 4.5 3.5 4.0 5.5 8.5 8.5 10.0 10.0 10.5 ns 5.5 3.5 4.0 2.0 1.0 3.5 4.0 2.5 1.5 11.0 6.0 7.0 4.5 4.0 10.0 8.0 10.0 6.0 5.5 9.0 10.0 6.0 5.5 5.5 3.0 4.0 1.5 1.0 3.0 4.0 1.5 1.0 12.0 9.5 13.0 7.0 6.5 10.5 13.0 7.0 6.5 5.5 3.5 4.0 2.0 1.0 3.5 4.0 2.5 1.5 10.5 9.0 11.0 7.0 6.5 10.0 11.0 7.0 6.5 ns ns ns ns Max MHz Units AC Operating Requirements TA = +25°C Symbol Parameter VCC = 5.0V Min tS(H) tS(L) tH(H) tH(L) tS(H) tS(L) tH(H) tH(L) tW(H) tW(L) tW(L) tREC Setup Time, HIGH or LOW S0 or S1 to CP Hold Time, HIGH or LOW S0 or S1 to CP Setup Time, HIGH or LOW I/On, DS0 or DS7 to CP Hold Time, HIGH or LOW I/On, DS0 or DS7 to CP CP Pulse Width HIGH or LOW MR Pulse Width, LOW Recovery Time, MR to CP 8.5 8.5 0 0 5.0 5.0 2.0 2.0 5.0 5.0 5.0 7.0 Max TA = −55°C to +125°C VCC = 5.0V Min 10.0 7.5 0 0 5.0 5.0 2.0 2.0 5.0 5.0 6.0 12.0 Max TA = 0 to +70°C VCC = 5.0V Min 8.5 8.5 0 0 5.0 5.0 2.0 2.0 5.0 5.0 5.0 7.0 ns ns ns ns ns Max Units www.fairchildsemi.com 4 74F299 Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M20B 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number MD20D 5 www.fairchildsemi.com 74F299 Octal Universal Shift/Storage Register Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 6 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com