74LVT2240SJ

74LVT2240 • 74LVTH2240 Low Voltage Inverting Octal Buffer/Line Driver with 3-STATE Outputs and 25: Series Resistors in the Outputs July 1999 Revised March 2005 74LVT2240 • 74LVTH2240 Low Voltage Inverting Octal Buffer/Line Driver with 3-STATE Outputs and 25: Series Resistors in the Outputs General Description The LVT2240 and LVTH2240 are inverting octal buffers and line drivers designed to be employed as memory address drivers, clock drivers and bus oriented transmitters or receivers which provides improved PC board density. The equivalent 25: Series resistors helps reduce output overshoot and undershoot. The LVTH2240 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs. These inverting octal buffers and line drivers are designed for low-voltage (3.3V) VCC applications, but with the capability to provide a TTL interface to a 5V environment. The LVT2240 and LVTH2240 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation. Features s Input and output interface capability to systems at 5V VCC s Equivalent 25: Series resistors on outputs s Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH2240), also available without bushold feature (74LVT2240) s Live insertion/extraction permitted s Power Up/Down high impedance provides glitch-free bus loading s Outputs source/sink 12 mA/12 mA s Latch-up performance exceeds 500 mA s ESD performance: Human-body model ! 2000V Machine model ! 200V Charged-device model ! 1000V Ordering Code: Order Number 74LVT2240WM 74LVT2240SJ 74LVT2240MTC 74LVTH2240WM 74LVTH2240SJ 74LVTH2240MTCX (Note 1) Package Number M20B M20D MTC20 M20B M20D MTC20 Package Description 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. Pb-Free package per JEDEC J-STD-020B. Note 1: Available only in Tape and Reel. © 2005 Fairchild Semiconductor Corporation DS500212 www.fairchildsemi.com 74LVT2240 • 74LVTH2240 Logic Symbol IEEE/IEC Pin Descriptions Pin Names OE1, OE2 I0–I7 O0–O7 Description 3-STATE Output Enable Inputs Inputs Outputs Truth Tables Inputs OE1 L L H Inputs In L H X H L Z Outputs (Pins 3, 5, 7, 9) In L H X H L Z Outputs (Pins 12, 14, 16, 18) Connection Diagram OE2 L L H H H IGH Voltage Level L LOW Voltage Level X Immaterial Z High Impedance www.fairchildsemi.com 2 74LVT2240 • 74LVTH2240 Absolute Maximum Ratings(Note 2) Symbol VCC VI VO IIK IOK IO ICC IGND TSTG Parameter Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Current DC Supply Current per Supply Pin DC Ground Current per Ground Pin Storage Temperature Value Conditions Units V V Output in 3-STATE Output in HIGH or LOW State (Note 3) VI  GND VO  GND VO ! VCC Output at HIGH State VO ! VCC Output at LOW State V V mA mA mA mA mA 0.5 to 4.6 0.5 to 7.0 0.5 to 7.0 0.5 to 7.0 50 50 64 128 r64 r128 65 to 150 qC Recommended Operating Conditions Symbol VCC VI IOH IOL TA Supply Voltage Input Voltage HIGH-Level Output Current LOW-Level Output Current Free-Air Operating Temperature Input Edge Rate, VIN 0.8V–2.0V, VCC 3.0V Parameter Min 2.7 0 Max 3.6 5.5 Units V V mA 12 12 40 0 85 10 qC ns/V 't/'V Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 3: IO Absolute Maximum Rating must be observed. DC Electrical Characteristics Symbol Parameter VCC (V) 2.7 2.7–3.6 2.7–3.6 2.7–3.6 3.0 VOL II(HOLD) (Note 5) II(OD) (Note 5) II Bushold Input Over-Drive Current to Change State Input Current Control Pins Data Pins IOFF IPU/PD IOZL IOZH IOZH ICCH ICCL ICCZ Power Off Leakage Current Power up/down 3-STATE Output Current 3-STATE Output Leakage Current 3-STATE Output Leakage Current 3-STATE Output Leakage Current Power Supply Current Power Supply Current Power Supply Current 3.0 3.6 3.6 3.6 0 0–1.5V 3.6 3.6 3.6 3.6 3.6 3.6 Output LOW Voltage Bushold Input Minimum Drive 2.7 3.0 3.0 75 VCC  0.2 2.0 0.2 0.8 2.0 0.8 TA 40qC to 85qC Min Typ (Note 4) Units Max Conditions VIK VIH VIL VOH Input Clamp Diode Voltage Input HIGH Voltage Input LOW Voltage Output HIGH Voltage 1.2 V V V V V V II 18 mA VO t VCC  0.1V VO d 0.1V or IOH IOH IOL IOL VI VI 100 PA 12 mA 100 PA 12 mA 0.8V 2.0V PA PA PA PA 10 75 500 (Note 6) (Note 7) VI VI VI VI VO VI VO VO 5.5V 0V or VCC 0V VCC 0.5V to 3.0V GND or VCC 0.5V 3.0V 500 r1 5 1 PA PA PA PA PA PA PA PA PA mA mA mA r100 r100 5 5 10 0.19 5 0.19 0V d VI or VO d 5.5V VCC  VO d 5.5V Outputs HIGH Outputs LOW Outputs Disabled 3 www.fairchildsemi.com 74LVT2240 • 74LVTH2240 DC Electrical Characteristics Symbol ICCZ Parameter Power Supply Current Increase in Power Supply Current (Note 8) Note 4: All typical values are at VCC 3.3V, TA 25qC. Note 5: Applies to bushold versions only (74LVTH2240). (Continued) TA 40qC to 85qC Min Typ (Note 4) Max 0.19 0.2 Units mA mA Conditions VCC d VO d 5.5V, Outputs Disabled One Input at VCC  0.6V Other Inputs at VCC or GND VCC (V) 3.6 3.6 'ICC Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH. Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW. Note 8: This is the increase in supply current for each, input that is at the specified voltage level rather than VCC or GND. Dynamic Switching Characteristics Symbol VOLP VOLV Parameter Quiet Output Maximum Dynamic VOL Quiet Output Minimum Dynamic VOL VCC (V) 3.3 3.3 (Note 9) TA Min 25qC Typ 0.8 Max V V Units Conditions CL 50 pF, RL (Note 10) 500: 0.8 Note 9: Characterized in SOIC package. Guaranteed parameter, but not tested. Note 10: Max number of outputs defined as (n). n1 data inputs are driven 0V to 3V. Output under test held LOW. AC Electrical Characteristics TA CL Symbol Parameter Min tPLH tPHL tPZH tPZL tPHZ tPLZ tOSHL tOSLH Output to Output Skew (Note 12) 3.3V, TA 25qC. 40qC to 85qC 50 pF, RL 500: VCC Max 4.0 4.1 5.0 5.0 4.8 4.5 1.0 Min 1.0 1.0 1.0 1.1 1.9 1.8 2.7V Max 4.8 4.4 6.0 5.6 5.5 4.5 1.0 Units VCC 3.3V r 0.3V Typ (Note 11) Propagation Delay Data to Output Output Enable Time Output Disable Time 1.0 1.0 1.0 1.1 1.9 1.8 ns ns ns ns Note 11: All typical values are at VCC Note 12: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH). Capacitance Symbol CIN COUT (Note 13) Parameter Conditions VCC VCC 0V, VI 0V or VCC 0V or VCC 3.0V, VO Typical 3 6 Units pF pF Input Capacitance Output Capacitance Note 13: Capacitance is measured at frequency f 1 MHz, per MIL-STD-883B, Method 3012. www.fairchildsemi.com 4 74LVT2240 • 74LVTH2240 Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B 5 www.fairchildsemi.com 74LVT2240 • 74LVTH2240 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D www.fairchildsemi.com 6 74LVT2240 • 74LVTH2240 Low Voltage Inverting Octal Buffer/Line Driver with 3-STATE Outputs and 25: Series Resistors in the Outputs Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20 Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 7 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com www.fairchildsemi.com