0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
74VHC393MTC

74VHC393MTC

  • 厂商:

    FAIRCHILD(仙童半导体)

  • 封装:

  • 描述:

    74VHC393MTC - Dual 4-Bit Binary Counter - Fairchild Semiconductor

  • 数据手册
  • 价格&库存
74VHC393MTC 数据手册
74VHC393 Dual 4-Bit Binary Counter May 2007 74VHC393 Dual 4-Bit Binary Counter Features ■ High Speed: fMAX = 170MHz (Typ.) at TA = 25°C ■ Low power dissipation: ICC = 4µA (Max.) at TA = 25°C ■ High noise immunity: VNIH = VNIL = 28% VCC (Min.) ■ Power down protection is provided on all inputs ■ Pin and function compatible with 74HC393 tm General Description The VHC393 is an advanced high speed CMOS 4-bit Binary Counter fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. It contains two independent counter circuits in one package, so that counting or frequency division of 8 binary bits can be achieved with one IC. This device changes state on the negative going transition of the CLOCK pulse. The counter can be reset to “0” (Q0–Q3 = “L”) by a HIGH at the CLEAR input regardless of other inputs. An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages. Ordering Information Order Number 74VHC393M 74VHC393SJ 74VHC393MTC 74VHC393MTCX_NL(1) Package Number M14A M14D MTC14 MTC14 Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering number. Pb-Free package per JEDEC J-STD-020B. Note: 1. Device available in Tape and Reel only. ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 www.fairchildsemi.com 74VHC393 Dual 4-Bit Binary Counter Connection Diagram Logic Symbol/s IEEE/IEC Pin Descriptions Pin Names CLR1, CLR2 CP1, CP2 QA, QB, QC, QD Description Clear Inputs Clock Pulse Inputs Outputs Truth Table Inputs CP X Outputs CLR H L L QA L QB L QC L QD L Count Up No Change X: Don’t Care System Diagram ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 www.fairchildsemi.com 2 74VHC393 Dual 4-Bit Binary Counter Timing Chart ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 www.fairchildsemi.com 3 74VHC393 Dual 4-Bit Binary Counter Absolute Maximum Ratings Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Symbol VCC VIN VOUT IIK IOK IOUT ICC TSTG TL Supply Voltage DC Input Voltage DC Output Voltage Input Diode Current Output Diode Current(4) DC Output Current DC VCC / GND Current Storage Temperature Parameter Rating –0.5V to +7.0V –0.5V to +7.0V –0.5V to VCC + 0.5V –20mA ±20mA ±25mA ±75mA –65°C to +150°C 260°C Lead Temperature (Soldering, 10 seconds) Recommended Operating Conditions(2) The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings. Symbol VCC VIN VOUT TOPR t r, t f Supply Voltage Input Voltage Output Voltage Operating Temperature Input Rise and Fall Time VCC = 3.3V ±0.3V VCC = 5.0V ±0.5V Parameter Rating 2.0V to +5.5V 0V to +5.5V 0V to VCC –40°C to +85°C 0 ∼ 100ns/V 0 ∼ 20ns/V Note: 2. Unused inputs must be held HIGH or LOW. They may not float. ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 www.fairchildsemi.com 4 74VHC393 Dual 4-Bit Binary Counter DC Electrical Characteristics TA = 25°C Symbol VIH VIL VOH TA = –40°C to +85°C Max. Min. 1.50 0.7 x VCC 0.50 0.50 0.3 x VCC 1.9 2.9 4.4 2.48 3.80 V V V Parameter HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage VCC (V) 2.0 3.0 – 5.5 2.0 3.0 – 5.5 2.0 3.0 4.5 3.0 4.5 Conditions Min. 1.50 0.7 x VCC Typ. Max. Units V 0.3 x VCC VIN = V IH IOH = –50µA or VIL 1.9 2.9 4.4 IOH = –4mA IOH = –8mA VIN = V IH IOL = 50µA or VIL 2.58 3.94 0.0 0.0 0.0 IOL = 4mA IOL = 8mA VIN = 5.5V or GND VIN = VCC or GND 0.1 0.1 0.1 0.36 0.36 ±0.1 4.0 2.0 3.0 4.5 VOL LOW Level Output Voltage 2.0 3.0 4.5 3.0 4.5 0.1 0.1 0.1 0.44 0.44 ±1.0 40.0 V V IIN ICC Input Leakage Current Quiescent Supply Current 0 – 5.5 5.5 µA µA ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 www.fairchildsemi.com 5 74VHC393 Dual 4-Bit Binary Counter AC Electrical Characteristics TA = 25°C Symbol tPLH, tPHL TA = –40°C to +85°C Max. 13.2 16.7 8.5 10.5 15.8 19.3 9.8 11.8 18.0 21.5 11.2 13.2 19.7 23.2 12.5 14.5 12.3 15.8 8.1 10.1 Parameter Propagation Delay Time (CP–QA) VCC (V) 3.3 ± 0.3 5.0 ± 0.5 Conditions CL = 15pF CL = 50pF CL = 15pF CL = 50pF CL = 15pF CL = 50pF CL = 15pF CL = 50pF CL = 15pF CL = 50pF CL = 15pF CL = 50pF CL = 15pF CL = 50pF CL = 15pF CL = 50pF CL = 15pF CL = 50pF CL = 15pF CL = 50pF CL = 15pF CL = 50pF CL = 15pF CL = 50pF VCC = Open (3) Min. Typ. 8.6 11.1 5.8 7.3 10.2 12.7 6.8 8.3 11.7 14.2 7.7 9.2 13.0 15.5 8.5 10.0 7.9 10.4 5.4 6.9 Min. 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 65 35 105 75 Max. 15.5 19.0 10.0 12.0 18.5 22.0 11.5 13.5 21.0 24.5 13.0 15.0 23.0 26.5 14.5 16.5 14.5 18.0 9.5 11.5 Units ns tPLH, tPHL Propagation Delay Time (CP–QB) 3.3 ± 0.3 5.0 ± 0.5 ns tPLH, tPHL Propagation Delay Time (CP–QC) 3.3 ± 0.3 5.0 ± 0.5 ns tPLH, tPHL Propagation Delay Time (CP–QD) 3.3 ± 0.3 5.0 ± 0.5 ns tPLH, tPHL Propagation Delay Time (CLR–Qn) 3.3 ± 0.3 5.0 ± 0.5 ns fMAX Maximum Clock 3.3 ± 0.3 5.0 ± 0.5 75 45 125 85 120 65 170 115 4 23 10 MHz CIN CPD Input Capacitance Power Dissipation Capacitance 10 pF pF Note: 3. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load Average operating current can be obtained by the equation: ICC(Opr.) = CPD • VCC • fIN + ICC / 2 (per Counter) AC Operating Requirements TA = 25°C Symbol tW(L), tW(H) tW(H) tREM T A = – 40°C to +85°C Guaranteed Minimum Units ns ns ns 5.0 5.0 5.0 5.0 5.0 4.0 Parameter Minimum Pulse Width (CP) Minimum Pulse Width (CLR) Minimum Removal Time VCC (V) 3.3 ± 0.3 5.0 ± 0.5 3.3 ± 0.3 5.0 ± 0.5 3.3 ± 0.3 5.0 ± 0.5 Typ. 5.0 5.0 5.0 5.0 5.0 4.0 ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 www.fairchildsemi.com 6 74VHC393 Dual 4-Bit Binary Counter Physical Dimensions Dimensions are in millimeters unless otherwise noted. Figure 1. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 www.fairchildsemi.com 7 74VHC393 Dual 4-Bit Binary Counter Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. Figure 2. 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M14D ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 www.fairchildsemi.com 8 74VHC393 Dual 4-Bit Binary Counter Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. Figure 3. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14 ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 www.fairchildsemi.com 9 74VHC393 Dual 4-Bit Binary Counter TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. ACEx Across the board. Around the world.™ ActiveArray™ Bottomless™ Build it Now™ CoolFET™ CorePLUS™ CROSSVOLT™ CTL™ Current Transfer Logic™ DOME™ 2 E CMOS™ ® EcoSPARK EnSigna™ FACT Quiet Series™ ® FACT ® FAST FASTr™ FPS™ ® FRFET GlobalOptoisolator™ GTO™ ® HiSeC™ i-Lo™ ImpliedDisconnect™ IntelliMAX™ ISOPLANAR™ MICROCOUPLER™ MicroPak™ MICROWIRE™ Motion-SPM™ MSX™ MSXPro™ OCX™ OCXPro™ ® OPTOLOGIC ® OPTOPLANAR PACMAN™ PDP-SPM™ POP™ ® Power220 ® Power247 PowerEdge™ PowerSaver™ Power-SPM™ ® PowerTrench Programmable Active Droop™ ® QFET QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ RapidConnect™ ScalarPump™ SMART START™ ® SPM STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™ TCM™ ® The Power Franchise ™ TinyBuck™ ® TinyLogic TINYOPTO™ TinyPower™ TinyWire™ TruTranslation™ µSerDes™ ® UHC UniFET™ VCX™ Wire™ TinyBoost™ DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD’S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. PRODUCT STATUS DEFINITIONS Definition of Terms Datasheet Identification Advance Information Preliminary Product Status Formative or In Design First Production Definition This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only. Rev. I27 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. No Identification Needed Full Production Obsolete Not In Production ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 www.fairchildsemi.com 10
74VHC393MTC 价格&库存

很抱歉,暂时无法提供与“74VHC393MTC”相匹配的价格&库存,您可以联系我们找货

免费人工找货