74VHCT574AMTCX

74VHCT574A Octal D-Type Flip-Flop with 3-STATE Outputs July 1997 Revised April 2005 74VHCT574A Octal D-Type Flip-Flop with 3-STATE Outputs General Description The VHCT574A is an advanced high speed CMOS octal flip-flop with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type flipflop is controlled by a clock input (CP) and an Output Enable input (OE). When the OE input is HIGH, the eight outputs are in a high impedance state. Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. This device can be used to interface 3V to 5V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages. Note 1: Outputs in OFF-State. Features s High speed: fMAX 140 MHz (typ) at TA 25qC s Power Down Protection is provided on all inputs and outputs. s Low Noise: VOLP 1.6V (max) 25qC s Low Power Dissipation: ICC 4 PA (max) @ TA s Pin and Function Compatible with 74HCT574 Ordering Code: Order Number 74VHCT574AM 74VHCT574ASJ 74VHCT574AMTC 74VHCT574AN Package Number M20B M20D MTC20 N20A Package Description 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Pb-Free package per JEDEC J-STD-020B. Logic Symbol IEEE/IEC Connection Diagram © 2005 Fairchild Semiconductor Corporation DS500029 www.fairchildsemi.com 74VHCT574A Pin Descriptions Pin Names D0 – D7 CP OE O0–O7 Description Data Inputs Clock Pulse Input 3-STATE Output Enable Input 3-STATE Outputs Truth Table Inputs Dn H L X H H IGH Voltage Level L LOW Voltage Level X Immaterial Z High Impedance LOW-to-HIGH Transition Outputs OE L L H On H L Z CP   X  Functional Description The VHCT574A consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flipflops. Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. www.fairchildsemi.com 2 74VHCT574A Absolute Maximum Ratings(Note 2) Supply Voltage (VCC) DC Input Voltage (VIN) DC Output Voltage (VOUT ) (Note 3) (Note 4) Input Diode Current (IIK) Output Diode Current (IOK) (Note 5) DC Output Current (IOUT ) DC VCC/GND Current (ICC) Storage Temperature (TSTG) Lead Temperature (TL) (Soldering, 10 seconds) 260qC 0.5V to 7.0V 0.5V to 7.0V 0.5V to VCC  0.5V 0.5V to 7.0V 20 mA r20 mA r25 mA r75 mA 65qC to 150qC Recommended Operating Conditions (Note 6) Supply Voltage (VCC) Input Voltage (VIN) Output Voltage (VOUT) (Note 3) (Note 4) Operating Temperature (TOPR) Input Rise and Fall Time (tr, tf) VCC 5.0V r 0.5V 0 ns/V a 20 ns/V Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications. Note 3: HIGH or LOW state. IOUT absolute maximum rating must be observed. Note 4: When outputs are in OFF-State or when VCC Note 5: VOUT  GND, V OUT ! VCC (Outputs Active). Note 6: Unused inputs must be held HIGH or LOW. They may not float. OV. 4.5V to 5.5V 0V to 5.5V 0V to VCC 0V to 5.5V 40qC to 85qC DC Electrical Characteristics Symbol VIH VIL VOH VOL IOZ IIN ICC ICCT IOFF Parameter HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage LOW Level Output Voltage 3-STATE Output Off-State Current Input Leakage Current Quiescent Supply Current Maximum ICC/Input Output Leakage Current (Power Down State) 5.5 0.0 1.35 0.5 1.50 5.0 mA VIN VOUT 3.4V VCC or GND 5.5V Other Input 5.5 4.0 40.0 VCC (V) 4.5 5.5 4.5 5.5 4.5 4.5 5.5 0–5.5 4.40 3.94 0.0 0.1 0.36 4.50 Min 2.0 2.0 0.8 0.8 4.40 3.80 0.1 0.44 TA 25qC Typ Max TA 40qC to 85qC Max 2.0 20 0.8 0.8 Min Units V V V V V V VIN VIN VOUT VIN VIN VIN Conditions VIH VIH IOH IOL 50 PA 8 mA 50 PA 8 mA or VIL IOH or VIL IOL VIH or VIL r0.25 r0.1 r2.5 r1.0 PA PA PA VCC or GND 5.5V or GND VCC or GND PA 3 www.fairchildsemi.com 74VHCT574A Noise Characteristics Symbol VOLP (Note 7) VOLV (Note 7) VIHD (Note 7) VILD (Note 7) Note 7: Parameter guaranteed by design. Parameter Quiet Output Maximum Dynamic VOL Quiet Output Minimum Dynamic VOL Minimum HIGH Level Dynamic Input Voltage Maximum LOW Level Dynamic Input Voltage VCC (V) 5.0 5.0 5.0 5.0 TA Typ 1.2 2 5 qC Limits 1.6 Units V V V V CL CL CL CL Conditions 50 pF 50 pF 50 pF 50 pF 1.2 1.6 2.0 0.8 AC Electrical Characteristics Symbol tPLH tPHL tPZL tPZH tPLZ tPHZ tOSLH tOSHL fMAX CIN COUT CPD Parameter Propagation Delay Time 3-STATE Output Enable Time 3-STATE Output Disable Time Output to Output Skew Maximum Clock Frequency Input Capacitance Output Capacitance Power Dissipation Capacitance Note 8: Parameter guaranteed by design. tOSLH |tPLH max  t PLH min|; tOSHL |tPHL max  tPHL min| Note 9: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: ICC (opr.) CPD * VCC * fIN  ICC/8 (per F/F). The total CPD when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation: CPD (total) 20  12n. VCC (V) 5.0 r 0.5 5.0 r 0.5 5.0 r 0.5 5.0 r 0.5 5.0 r 0.5 90 85 Min TA 25qC Typ 4.1 5.6 6.5 7.3 7.0 Max 9.4 10.4 10.2 11.2 11.2 1.0 140 130 4 9 25 10 TA 40qC to 85qC Max 10.5 11.5 11.5 12.5 12.0 1.0 80 75 10 1.0 1.0 1.0 1.0 1.0 Min Units ns ns ns ns MHz pF pF pF VCC VCC RL RL Conditions CL CL 1 k: 1 k: CL CL CL 15 pF 50 pF 15 pF 50 pF 50 pF (Note 8) CL CL Open 5.0V 15 pF 50 pF (Note 9) AC Operating Requirements Symbol tW(H) tW(L) tS tH Minimum Set-Up Time Minimum Hold Time Parameter Minimum Pulse Width (CP) VCC (V) 5.0 r 0.5 5.0 r 0.5 5.0 r 0.5 TA Min 6.5 2.5 2.5 25qC Typ Max TA 40qC to 85qC Max Units Min 8.5 2.5 2.5 ns ns www.fairchildsemi.com 4 74VHCT574A Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B 5 www.fairchildsemi.com 74VHCT574A Physical Dimensions inches (millimeters) unless otherwise noted (Continued) Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D www.fairchildsemi.com 6 74VHCT574A Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20 7 www.fairchildsemi.com 74VHCT574A Octal D-Type Flip-Flop with 3-STATE Outputs Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 8 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com