0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
CD4028BC_02

CD4028BC_02

  • 厂商:

    FAIRCHILD(仙童半导体)

  • 封装:

  • 描述:

    CD4028BC_02 - BCD-to-Decimal Decoder - Fairchild Semiconductor

  • 数据手册
  • 价格&库存
CD4028BC_02 数据手册
CD4028BC BCD-to-Decimal Decoder October 1987 Revised March 2002 CD4028BC BCD-to-Decimal Decoder General Description The CD4028BC is a BCD-to-decimal or binary-to-octal decoder consisting of 4 inputs, decoding logic gates, and 10 output buffers. A BCD code applied to the 4 inputs, A, B, C, and D, results in a high level at the selected 1-of-10 decimal decoded outputs. Similarly, a 3-bit binary code applied to inputs A, B, and C is decoded in octal at outputs 0–7. A high level signal at the D input inhibits octal decoding and causes outputs 0–7 to go LOW. All inputs are protected against static discharge damage by diode clamps to VDD and VSS. Features s Wide supply voltage range: 3.0V to 15V s High noise immunity: 0.45 VDD (typ.) s Low power TTL compatibility: fan out of 2 driving 74L or 1 driving 74LS s Low power s Glitch free outputs s “Positive logic” on inputs and outputs Applications • Code conversion • Address decoding • Indicator-tube decoder Ordering Code: Order Number CD4028BCM CD4028BCN Package Number M16A N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagram Top View © 2002 Fairchild Semiconductor Corporation DS005959 www.fairchildsemi.com CD4028BC Truth Table D 0 0 0 0 0 0 0 1 = HIGH Level 0 = LOW Level 0 1 1 1 1 1 1 1 1 C 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 B 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 A 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 3 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 4 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 5 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 6 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 8 0 0 0 0 0 0 0 0 1 0 1 0 1 0 1 0 9 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 1 Extraordinary States BCD States Logic Diagram www.fairchildsemi.com 2 CD4028BC Absolute Maximum Ratings(Note 1) (Note 2) Supply Voltage (VDD) Input Voltage (VIN) Storage Temperature Range (TS) Power Dissipation (PD) Dual-In-Line Small Outline Lead Temperature (TL) (Soldering, 10 seconds) 260°C 700 mW 500 mW Recommended Operating Conditions (Note 2) Supply Voltage (VDD) Input Voltage (VIN) Operating Temperature Range (TA) 3 to 15V 0 to VDD V −0.5 to +18V −0.5 to VDD +0.5V −65°C to +150°C −55°C to +125°C Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed, they are not meant to imply that the devices should be operated at these limits. The table of “Recommended Operating Conditions” and “Electrical Characteristics” provides conditions for actual device operation. Note 2: VSS = 0V unless otherwise specified. DC Electrical Characteristics (Note 2) Symbol IDD Parameter Quiescent Device Current Conditions VDD = 5V, VIN = VDD or VSS VDD = 10V, VIN = V DD or VSS VDD = 15V, VIN = V DD or VSS VOL LOW Level Output Voltage |IO| < 1 µA, VIL = 0V, VIH = VDD VDD = 5V VDD = 10V VDD = 15V VOH HIGH Level Output Voltage |IO| < 1 µA, VIL = 0V, VIH = VDD VDD = 5V VDD = 10V VDD = 15V VIL LOW Level Input Voltage |IO| < 1 µA VDD = 5V, VDD = 10V, VDD = 15V, VIH HIGH Level Input Voltage |IO| < 1 µA VDD = 5V, VDD = 10V, VDD = 15V, IOL LOW Level Output Current (Note 3) VDD = 5V, VDD = 10V, VDD = 15V, IOH HIGH Level Output Current (Note 3) VDD = 5V, VDD = 10V, VDD = 15V, IIN Input Current VDD = 15V, VDD = 15V, Note 3: IOL and IOH are tested one output at a time. −55°C Min Max 5 10 20 0.05 0.05 0.05 4.95 9.95 14.95 4.95 9.95 14.95 1.5 3.0 4.0 3.5 7.0 11.0 0.64 1.6 4.2 −0.25 −0.62 −1.8 −0.1 0.1 3.5 7.0 11.0 0.51 1.3 3.4 −0.2 −0.5 −1.5 Min +25°C Typ 0.01 0.01 0.02 0 0 0 5 10 15 2.25 4.5 6.75 2.75 5.5 8.25 1.0 2.6 6.8 −0.4 −1.0 −3.0 −0.1 0.1 1.5 3.0 4.0 Max 5 10 20 0.05 0.05 0.05 +125°C Min Max 150 300 600 0.05 0.05 0.05 4.95 9.95 14.95 1.5 3.0 4.0 3.5 7.0 11.0 0.36 0.9 2.4 −0.14 −0.35 −1.1 −1.0 1.0 Units µA V V VO = 0.5V or 4.5V VO = 1V or 9V VO = 1.5V or 13.5V VO = 0.5V or 4.5V VO = 1V or 9V VO = 1.5V or 13.5V VO = 0.4V VO = 0.5V VO = 1.5V VO = 4.6V VO = 9.5V VO = 13.5V VIN = 0V VIN = 15V V V VIH = VDD, VIL = 0V mA VIH = VDD, VIL = 0V mA µA 3 www.fairchildsemi.com CD4028BC AC Electrical Characteristics Symbol tPHL or tPLH Parameter Propagation Delay Time (Note 4) Conditions Min Typ 240 100 70 175 75 60 5 Max 480 200 140 350 150 110 7.5 pF ns ns Units TA = 25°C, CL = 50 pF, RL = 200k, Input tr = tf = 20 ns, unless otherwise specified VCC = 5V VCC = 10V VCC = 15V tTHL or tTLH Transition Time VCC = 5V VCC = 10V VCC = 15V CIN Input Capacitance Any Input Note 4: AC Parameters are guaranteed by DC correlated testing. Switching Time Waveforms www.fairchildsemi.com 4 CD4028BC Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A 5 www.fairchildsemi.com CD4028BC BCD-to-Decimal Decoder Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 6 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com
CD4028BC_02 价格&库存

很抱歉,暂时无法提供与“CD4028BC_02”相匹配的价格&库存,您可以联系我们找货

免费人工找货