0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
CD4060BC

CD4060BC

  • 厂商:

    FAIRCHILD(仙童半导体)

  • 封装:

  • 描述:

    CD4060BC - 14-Stage Ripple Carry Binary Counters . 12-Stage Ripple Carry Binary Counters . 14-Stage ...

  • 数据手册
  • 价格&库存
CD4060BC 数据手册
CD4020BC • CD4040BC • CD4060BC 14-Stage Ripple Carry Binary Counters • 12-Stage Ripple Carry Binary Counters • 14-Stage Ripple Carry Binary Counters October 1987 Revised January 2004 CD4020BC • CD4040BC • CD4060BC 14-Stage Ripple Carry Binary Counters • 12-Stage Ripple Carry Binary Counters • 14-Stage Ripple Carry Binary Counters General Description The CD4020BC, CD4060BC are 14-stage ripple carry binary counters, and the CD4040BC is a 12-stage ripple carry binary counter. The counters are advanced one count on the negative transition of each clock pulse. The counters are reset to the zero state by a logical “1” at the reset input independent of clock. Features s Wide supply voltage range: 3.0V to 15V s High noise immunity: 0.45 VDD (typ.) s Low power TTL compatibility: or 1 driving 74LS s Schmitt trigger clock input Fan out of 2 driving 74L s Medium speed operation: 8 MHz typ. at VDD = 10V Ordering Code: Order Number CD4020BCM CD4020BCN CD4040BCM CD4040BCN CD4060BCM CD4060BCN Package Number M16A N16E M16A N16E M16A N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagrams Pin Assignments for DIP and SOIC CD4020BC Pin Assignments for DIP and SOIC CD4040BC Top View Top View © 2004 Fairchild Semiconductor Corporation DS005953 www.fairchildsemi.com CD4020BC • CD4040BC • CD4060BC Connection Diagrams (Continued) Pin Assignments for DIP and SOIC CD4060BC Top View Schematic Diagrams CD4020BC CD4040BC www.fairchildsemi.com 2 CD4020BC • CD4040BC • CD4060BC Schematic Diagrams (Continued) CD4060BC CD4060B Typical Oscillator Connections RC Oscillator Crystal Oscillator 3 www.fairchildsemi.com CD4020BC • CD4040BC • CD4060BC Absolute Maximum Ratings(Note 1) (Note 2) Supply Voltage (VDD ) Input Voltage (VIN) Storage Temperature Range (TS) Package Dissipation (PD) Dual-In-Line Small Outline Lead Temperature (TL) (Soldering, 10 seconds) 260 °C 700 mW 500 mW Recommended Operating Conditions Supply Voltage (VDD) Input Voltage (VIN) Operating Temperature Range (TA) −0.5V to +18V −0.5V to VDD +0.5V −65°C to +150 °C +3V to +15V 0V to VDD −55°C to +125°C Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of “Recommended Operating Conditions” and “Electrical Characteristics” provide conditions for actual device operation. Note 2: VSS = 0V unless otherwise specified. DC Electrical Characteristics (Note 2) Symbol IDD Parameter Quiescent Device Current Conditions VDD = 5V, VIN = VDD or VSS VDD = 10V, VIN = V DD or VSS VDD = 15V, VIN = V DD or VSS VOL LOW Level Output Voltage VDD = 5V VDD = 10V VDD = 15V VOH HIGH Level Output Voltage VDD = 5V VDD = 10V VDD = 15V VIL LOW Level Input Voltage VDD = 5V, VO = 0.5V or 4.5V VDD = 10V, VO = 1.0V or 9.0V VDD = 15V, VO = 1.5V or 13.5V VIH HIGH Level Input Voltage VDD = 5V, VO = 0.5V or 4.5V VDD = 10V, VO = 1.0V or 9.0V VDD = 15V, VO = 1.5V or 13.5V IOL LOW Level Output Current (Note 3) IOH HIGH Level Output Current (Note 3) IIN Input Current VDD = 5V, VO = 0.4V VDD = 10V, VO = 0.5V VDD = 15V, VO = 1.5V VDD = 5V, VO = 4.6V VDD = 10V, VO = 9.5V VDD = 15V, VO = 13.5V VDD = 15V, VIN = 0V VDD = 15V, VIN = 15V 3.5 7.0 11.0 0.64 1.6 4.2 −0.64 −1.6 −4.2 −0.1 0.1 4.95 9.95 14.95 1.5 3.0 4.0 3.5 7.0 11.0 0.51 1.3 3.4 −0.51 −1.3 −3.4 −55°C Min Max 5 10 20 0.05 0.05 0.05 4.95 9.95 14.95 0 0 0 5 10 15 2 4 6 3 6 9 0.88 2.25 8.8 −0.88 −2.25 −8.8 −10−5 10−5 −0.1 0.1 1.5 3.0 4.0 3.5 7.0 11.0 0.36 0.9 2.4 −0.36 −0.9 −2.4 −1.0 1.0 µA mA mA V Min +25°C Typ Max 5 10 20 0.05 0.05 0.05 4.95 9.95 14.95 1.5 3.0 4.0 V V +125°C Min Max 150 300 600 0.05 0.05 0.05 V µA Units Note 3: Data does not apply to oscillator points φ0 and φ0 of CD4060BC. I OH and IOL are tested one output at a time. www.fairchildsemi.com 4 CD4020BC • CD4040BC • CD4060BC AC Electrical Characteristics Symbol tPHL1, tPLH1 Parameter Propagation Delay Time to Q1 (Note 4) Conditions Min Typ 250 100 75 150 60 45 100 50 40 125 50 40 Max 550 210 150 330 125 90 200 100 80 335 125 100 No Limit No Limit No Limit 1.5 4 5 4 10 12 200 100 80 200 100 80 5 50 450 210 170 450 210 170 7.5 pF pF ns ns MHz ns ns ns ns ns Units CD4020BC, CD4040BC TA = 25°C, CL = 50 pF, RL = 200k, tr = tf = 20 ns, unless otherwise noted VDD = 5V VDD = 10V VDD = 15V tPHL, tPLH Interstage Propagation Delay Time from Qn to Qn+1 tTHL, tTLH Transition Time VDD = 5V VDD = 10V VDD = 15V VDD = 5V VDD = 10V VDD = 15V tWL, tWH Minimum Clock Pulse Width VDD = 5V VDD = 10V VDD = 15V trCL, tfCL Maximum Clock Rise and Fall Time VDD = 5V VDD = 10V VDD = 15V fCL Maximum Clock Frequency VDD = 5V VDD = 10V VDD = 15V tPHL(R) Reset Propagation Delay VDD = 5V VDD = 10V VDD = 15V tWH(R) Minimum Reset Pulse Width VDD = 5V VDD = 10V VDD = 15V CIN CPD Average Input Capacitance Power Dissipation Capacitance Any Input Note 4: AC Parameters are guaranteed by DC correlated testing. 5 www.fairchildsemi.com CD4020BC • CD4040BC • CD4060BC AC Electrical Characteristics Symbol tPHL4, tPLH4 Parameter Propagation Delay Time to Q4 (Note 5) Conditions Min Typ 550 250 200 150 60 45 100 50 40 170 65 50 Max 1300 525 400 330 125 90 200 100 80 500 170 125 No Limit No Limit No Limit 1 3 4 3 8 10 200 100 80 200 100 80 5 50 450 210 170 450 210 170 7.5 pF pF ns ns MHz ns ns ns ns ns Units CD4060BC TA = 25°C, CL = 50 pF, RL = 200k, tr = tf = 20 ns, unless otherwise noted VDD = 5V VDD = 10V VDD = 15V tPHL, tPLH Interstage Propagation Delay Time from Qn to Qn+1 tTHL, tTLH Transition Time VDD = 5V VDD = 10V VDD = 15V VDD = 5V VDD = 10V VDD = 15V tWL, tWH Minimum Clock Pulse Width VDD = 5V VDD = 10V VDD = 15V trCL, tfCL Maximum Clock Rise and Fall Time VDD = 5V VDD = 10V VDD = 15V fCL Maximum Clock Frequency VDD = 5V VDD = 10V VDD = 15V tPHL(R) Reset Propagation Delay VDD = 5V VDD = 10V VDD = 15V tWH(R) Minimum Reset Pulse Width VDD = 5V VDD = 10V VDD = 15V CIN CPD Average Input Capacitance Power Dissipation Capacitance Any Input Note 5: AC Parameters are guaranteed by DC correlated testing. RC Oscillator Notes: 1. R2 = 2 R1 to 10 R1 2. RC Oscillator applications are not recommended at supply voltages below 7.0V for R1 < 50 kΩ 3. f ≈ 1 2.2 R1 CX at VCC = 10V www.fairchildsemi.com 6 CD4020BC • CD4040BC • CD4060BC Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A 7 www.fairchildsemi.com CD4020BC • CD4040BC • CD4060BC 14-Stage Ripple Carry Binary Counters • 12-Stage Ripple Carry Binary Counters • 14-Stage Ripple Carry Binary Counters Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 8 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com
CD4060BC 价格&库存

很抱歉,暂时无法提供与“CD4060BC”相匹配的价格&库存,您可以联系我们找货

免费人工找货