0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
FMS6346_08

FMS6346_08

  • 厂商:

    FAIRCHILD(仙童半导体)

  • 封装:

  • 描述:

    FMS6346_08 - Six Channel, 6th-Order SD/HD Video Filter Driver - Fairchild Semiconductor

  • 数据手册
  • 价格&库存
FMS6346_08 数据手册
FMS6346 — Six Channel, 6th-Order SD/HD Video FIlter Driver February 2008 FMS6346 Six Channel, 6th-Order SD/HD Video Filter Driver Features ■ Three selectable sixth-order 8/32MHz (SD/HD) filters ■ Three fixed sixth-order 8MHz (SD) filters ■ Transparent input clamping ■ Single video load drive (2Vpp, 150Ω, AV = 6dB) ■ AC- or DC-coupled inputs ■ AC- or DC-coupled outputs ■ DC-coupled outputs eliminate AC-coupling capacitors ■ Low power ■ 5V only ■ Robust (12kV HBM) output ESD protection ■ Lead-free package - TSSOP-20 Description The FMS6346 Low Cost Video Filter (LCVF) is intended to replace passive LC filters and drivers with a low-cost integrated device. Six sixth-order Butterworth filters provide improved image quality compared to typical passive solutions. The combination of low-power Standard-Definition (SD) and High-Definition (HD) filters greatly simplify DVD video output circuitry. Three channels offer fixed SD filters, while the other three are selectable between SD and HD filters. The FMS6346 offers a fixed gain of 6dB. The FMS6346 may be directly driven by a DC-coupled DAC output or an AC-coupled signal. Internal diode clamps and bias circuitry may be used if AC-coupled inputs are required (see Applications section for details). The outputs can drive AC- or DC-coupled single (150Ω) video loads. DC-coupling the outputs removes the need for output coupling capacitors. The input DC levels are offset approximately +280mV at the output. Applications ■ Cable and satellite set-top boxes ■ DVD players ■ HDTV ■ Personal Video Recorders (PVR) ■ Video On Demand (VOD) Ordering Information Part Number FMS6346MTC20 FMS6346MTC20X Gain Option 6dB 6dB Temperature 0°C to 70°C 0°C to 70°C Package TSSOP-20 TSSOP-20 Container Rail Reel Quantity 94 2500 All packages are lead free per JEDEC: J-STD-020B standard. SD IN1 Transparent Clamp 6dB SD OUT1 SD IN2 Transparent Clamp 6dB SD OUT2 SD IN3 Transparent Clamp 6dB SD OUT3 8MHz, 6th order SD/HD IN1 Transparent Clamp 6dB SD/HD OUT1 SD/HD IN2 Transparent Clamp 6dB SD/HD OUT2 SD/HD IN3 Transparent Clamp 6dB SD/HD OUT3 SD/HD Selectable 8/32MHz 6th order Figure 1. Block Diagram © 2006 Fairchild Semiconductor FMS6346 Rev. 1.0.4 www.fairchildsemi.com FMS6346 — Six Channel, 6th-Order SD/HD Video FIlter Driver Pin Configuration SD IN1 SD IN2 SD IN3 N/C VCC FcSEL SD/HD IN1 SD/HD IN2 SD/HD IN3 N/C 1 2 3 4 5 6 7 8 9 10 20 19 SD OUT1 SD OUT2 SD OUT3 GND GND N/C SD/HD OUT1 SD/HD OUT2 SD/HD OUT3 N/C FMS6346 20L TSSOP 18 17 16 15 14 13 12 11 Figure 2. Pin Configuration Pin Assignments Pin# 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Pin SD IN1 SD IN2 SD IN3 N/C VCC FcSEL SD/HD IN1 SD/HD IN2 SD/HD IN3 N/C N/C SD/HD SD/HD SD/HD N/C GND GND SD OUT3 SD OUT2 SD OUT1 Type Input SD video input, channel 1 Input SD video input, channel 2 Input SD video input, channel 3 Input No Connection Input +5V supply Description Input Selects filter corner frequency for pins 7, 8, and 9: “0” = SD, “1” = PS Input Selectable SD or PS video input, channel 1 Input Selectable SD or PS video input, channel 2 Input Selectable SD or PS video input, channel 3 Input No Connection Input No Connection OutOutOutFiltered SD or PS video output, channel 3 Filtered SD or PS video output, channel 2 Filtered SD or PS video output, channel 1 Input No Connection Input Must be tied to ground Input Must be tied to ground OutOutOutFiltered SD video output, channel 3 Filtered SD video output, channel 2 Filtered SD video output, channel 1 © 2006 Fairchild Semiconductor FMS6346 Rev. 1.0.4 www.fairchildsemi.com 2 FMS6346 — Six Channel, 6th-Order SD/HD Video FIlter Driver Absolute Maximum Ratings Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Symbol VCC VIO IOUT DC Supply Voltage Analog and Digital I/O Parameter Min. -0.3 -0.3 Max. 6 VCC + 0.3 50 Unit V V mA Output Current, Any One Channel (Do Not Exceed) Reliability Information Symbol TJ TSTG TL θJA Junction Temperature Storage Temperature Range Lead Temperature (Soldering, 10 Seconds) Thermal Resistance, JEDEC Standard Multi-Layer Test Boards, Still Air 74 -65 Parameter Min. Typ. Max. 150 150 300 Unit °C °C °C °C/W Recommended Operating Conditions The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings. Symbol TA VCC Supply Voltage Range Parameter Operating Temperature Range Min. 0 4.75 Typ. 5.00 Max. 70 5.25 Unit °C V © 2006 Fairchild Semiconductor FMS6346 Rev. 1.0.4 www.fairchildsemi.com 3 FMS6346 — Six Channel, 6th-Order SD/HD Video FIlter Driver DC Electrical Characteristics TA = 25°C, Vcc = 5V, Rsource = 37.5Ω, inputs AC coupled with 0.1μF, all outputs AC coupled with 220μF into 150Ω loads, referenced to 400kHz; unless otherwise noted. Symbol ICC VIN VIL VIH Parameter Supply Current (1) Conditions No Load Referenced to GND, if DC-coupled fcSEL fcSEL Min. Typ. 60 1.4 Max. 80 Units mA Vpp Video Input Voltage Range Digital Input Low(1) Digital Input High(1) 0 2.4 0.8 VCC V V Standard-Definition Electrical Characteristics TA= 25°C, Vin = 1Vpp, Vcc = 5V, Rsource = 37.5Ω, all inputs AC coupled with 0.1μF, all outputs AC coupled with 220μF into 150Ω loads, referenced to 400kHz; unless otherwise noted. Symbol AVSD f1dBSD fcSD fSBSD DG DP THD XTALKSD SNR tpdSD Parameter Channel Gain(1) -1dB Bandwidth(1) -3dB Bandwidth (1) (1) Conditions All SD Channels All SD Channels All SD Channels All SD Channels at f = 27MHz All SD Channels All SD Channels VOUT = 1.4Vpp, 3.58MHz at 1MHz Min. 5.8 5.50 6.5 43 Typ. 6.0 7.15 8.0 50 0.7 1.0 0.35 -54 72 90 Max. 6.2 Units dB MHz MHz dB % ° % dB dB ns Attenuation (Stopband Reject) Differential Gain Differential Phase Output Distortion Crosstalk (ch-to-ch) Signal-to-Noise Ratio Propagation Delay (2) NTC-7 weighting, 100kHz to 4.2MHz Delay from input to output, 4.5MHz High-Definition Electrical Characteristics TA = 25°C, VIN = 1Vpp, Vcc = 5V, Rsource = 37.5Ω, FcSEL = 1, all inputs AC coupled with 0.1μF, all outputs AC coupled with 220μF into 150Ω loads, referenced to 400kHz; unless otherwise noted. Symbol AVHD f1dBSHD fcHD fSBHD THD XTALKHD SNR tpdHD Parameter Channel Gain (1) (1) Conditions All HD Channels All HD Channels All HD Channels All HD Channels at f = 74.25MHz Min. 5.8 28 30 30 Typ. 6.0 31 34 41 0.9 -54 60 25 Max. Units 6.2 dB MHz MHz dB % dB dB ns -1dB Bandwidth -3dB Bandwidth(1) Attenuation (Stopband Reject)(1) Output Distortion (All HD Channels) VOUT = 1.4Vpp, 22MHz Crosstalk (ch-to-ch) Signal-to-Noise Ratio Propagation Delay (2) at 1MHz Unweighted; 100kHz to 30MHz Delay from input to output Notes: 1. 100% tested at 25°C. 2. SNR = 20 * log (714mV/rms noise). © 2006 Fairchild Semiconductor FMS6346 Rev. 1.0.4 www.fairchildsemi.com 4 FMS6346 — Six Channel, 6th-Order SD/HD Video FIlter Driver Typical Performance Characteristics TA = 25°C, VIN = 1Vpp, VCC = 5V, Rsource = 37.5Ω, inputs AC coupled with 0.1μF, all outputs AC coupled with 220μF into 150Ω loads; unless otherwise noted. 5 0 0.35 0.30 Normalized Gain (dB) -5 -10 -15 -20 -25 -30 -35 -40 -45 -50 400kHz 5 10 15 20 25 30 Normalized Gain (dB) 0.25 0.20 0.15 0.10 0.05 0 -0.05 -0.10 -0.15 400kHz 1 2 3 4 5 6 Frequency (MHz) Frequency (MHz) Figure 3. SD Gain vs. Frequency 5 0 Figure 4. SD Flatness vs. Frequency 1.0 0.9 Normalized Gain (dB) Normalized Gain (dB) -5 -10 -15 -20 -25 -30 -35 -40 400kHz 10 20 30 40 50 60 70 80 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 5 10 15 20 25 30 -0.1 400kHz Frequency (MHz) Frequency (MHz) Figure 5. HD Gain vs. Frequency 70 25 Figure 6. HD Flatness vs. Frequency Normalized Group Delay (ns) Normalized Group Delay (ns) 60 50 40 30 20 10 0 400kHz 1 20 15 10 5 0 2 3 4 5 6 7 8 9 10 400kHz 5 10 15 20 25 30 35 40 45 Frequency (MHz) Frequency (MHz) Figure 7. SD Group Delay vs. Frequency 1.0 NTSC Figure 8. HD Group Delay vs. Frequency 1.0 NTSC 0.5 Differential Phase (Deg) Differential Gain (%) 0 0 Min = 0.05 Max = 0.59 ppmax = 0.63 -1.0 Min = 0.00 Max = 1.00 ppmax = 1.00 -1.0 1st 2nd 3rd 4th 5th 6th -2.0 1st 2nd 3rd 4th 5th 6th Figure 9. SD Differential Gain © 2006 Fairchild Semiconductor FMS6346 Rev. 1.0.4 5 Figure 10. HD Differential Phase www.fairchildsemi.com FMS6346 — Six Channel, 6th-Order SD/HD Video FIlter Driver Applications Information Functional Description The FMS6346 Low-Cost Video Filter (LCVF) provides 6dB gain from input to output. In addition, the input is slightly offset to optimize the output driver performance. The offset is held to the minimum required value to decrease the standing DC current into the load. Typical voltage levels are shown in Figure 11. 1.0 -> 1.02V 0.65 -> 0.67V 0.3 -> 0.32V 0.0 -> 0.02V 0.65V YOUT YIN Driver 800kΩ Figure 12. Input Clamp Circuit I/O Configurations VIN For DC-coupled DAC drive with DC-coupled outputs, use the configuration shown in Figure 13. Driven by: DC-Coupled DAC Outputs AC-Coupled and Clamped Y, CV, R, G, B 0V - 1.4V 2.28V 1.58V 0.88V 0.28V VOUT DVD or STB SoC DAC Output LCVF Clamp Inactive 75Ω There is a 280mV offset from the DC input level to the DC output level. VOUT = 2 * VIN + 280mV. 0.85V 0.5V 0.15V VIN Driven by: AC-Coupled and Biased U, V, Pb, Pr, C VOUT Figure 13. DC-Coupled Inputs and Outputs If the DAC’s average DC output level causes the signal to exceed the range of 0V to 1.4V, it can be AC-coupled as shown in Figure 14. 0V - 1.4V 1.98V 1.28V 0.58V DVD or STB SoC DAC Output 0.1μF LCVF Clamp Active 75Ω Figure 11. Typical Voltage Levels The FMS6346 provides an internal diode clamp to support AC-coupled input signals. If the input signal does not go below ground, the input clamp does not operate. This allows DAC outputs to directly drive the FMS6346 without an AC coupling capacitor. The worst-case sync tip compression due to the clamp does not exceed 7mV. The input level set by the clamp, combined with the internal DC offset, keeps the output within its acceptable range. When the input is AC-coupled, the diode clamp sets the sync tip (or lowest voltage) just below ground. For symmetric signals like C, U, V, Cb, Cr, Pb, and Pr; the average DC bias is fairly constant and the inputs can be AC-coupled with the addition of a pull-up resistor to set the DC input voltage. DAC outputs can also drive these same signals without the AC coupling capacitor. A conceptual illustration of the input clamp circuit is shown in Figure 12. Figure 14. AC-Coupled Inputs, DC-Coupled Outputs When the is driven by an unknown external source or a SCART switch with its own clamping circuitry, the inputs should be AC-coupled as shown in Figure 15. 0V - 1.4V External video source must be AC coupled 0.1μF LCVF Clamp Active 75Ω 75Ω Figure 15. SCART Configuration with DC-Coupled Outputs © 2006 Fairchild Semiconductor FMS6346 Rev. 1.0.4 www.fairchildsemi.com 6 FMS6346 — Six Channel, 6th-Order SD/HD Video FIlter Driver The same method can be used for biased signals with the addition of a pull-up resistor to make sure the clamp never operates. The internal pull-down resistance is 800kΩ ±20%, so the external resistance should be 7.5MΩ to set the DC level to 500mV. If a pull-up resistance less than 7.5MΩ is desired, an external pull-down can be added such that the DC input level is set to 500mV. External video source must be AC coupled Power Dissipation The FMS6346 output drive configuration must be considered when calculating overall power dissipation. Care must be taken not to exceed the maximum die junction temperature. The following example can be used to calculate the FMS6346’s power dissipation and internal temperature rise: TJ = TA + Pd • θJA where Pd = PCH1 + PCH2 + PCHx 0.1μF 7.5MΩ LCVF Bias Input 75Ω and PCHx = Vs • ICH - (VO2/RL) where VO = 2Vin + 0.280V ICH = (ICC / 6) + (VO/RL) VIN = RMS value of input signal ICC = 60mA Vs = 5V RL = channel load resistance Board layout can affect thermal characteristics. Refer to the Layout Considerations section for more information. 75Ω 500mV +/-350mV Figure 16. Biased SCART with DC-Coupled Outputs The same circuits can be used with AC-coupled outputs if desired, as shown in Figure 17. 0V - 1.4V DVD or STB SoC DAC Output LCVF Clamp Inactive 75Ω 220µF Layout Considerations General layout and supply bypassing play major roles in high-frequency performance and thermal characteristics. Fairchild offers a demonstration board, FMS6346DEMO, to guide layout and aid device testing and characterization. The FMS6346DEMO is a four-layer board with a full power and ground plane. Following this layout configuration provides the optimum performance and thermal characteristics. For best results, follow the steps below as a basis for high-frequency layout: • Include 10μF and 0.1μF ceramic bypass capacitors • Place the 10μF capacitor within 0.75 inches of the power pin • Place the 0.1μF capacitor within 0.1 inches of the power pin Figure 17 DC-Coupled Inputs, AC-Coupled Outputs 0V - 1.4V DVD or STB SoC DAC Output 0.1μF LCVF Clamp Active 75Ω 220μF Figure 18. AC-Coupled Inputs, AC-Coupled Outputs External video 7.5MΩ source must be AC coupled. 0.1μF • For multi-layer boards, use a large ground plane to help dissipate heat • For two-layer boards, use a ground plane that extends beyond the device by at least 0.5 inches LCVF Clamp Active 75Ω 220μF • Minimize all trace lengths to reduce series inductances 75Ω 500mV +/-350mV Figure 19. Biased SCART with AC-Coupled Outputs NOTE: The video tilt or line time distortion is dominated by the AC-coupling capacitor. The value may need to be increased beyond 220μF to obtain satisfactory operation in some applications. © 2006 Fairchild Semiconductor FMS6346 Rev. 1.0.4 www.fairchildsemi.com 7 FMS6346 — Six Channel, 6th-Order SD/HD Video FIlter Driver Typical Application Diagram The following circuit may be used for direct DC-coupled drive by DACs with an output voltage range of 0V to 1.4V. AC-coupled or DC-coupled outputs may be used with AC-coupled outputs offering slightly lower power dissipation. DVD Player or STB 0.1 µF 10.0 µF +5V Y1OUT 1 SD IN1 2 SD OUT1 20 75Ω 220µF 75Ω Video Cables 75Ω Y1 COUT 3 19 SD IN2 SD OUT2 75Ω 220µF 75Ω C CVOUT 18 SD IN3 SD OUT3 75Ω 220µF 75Ω CV 4 N/C GND 16, 17 Video SoC 5 Vcc FMS6346 20L TSSOP G/Y2OUT 7 SD/HD IN1 SD/HD OUT1 14 75Ω 220µF 75Ω Video Cables 75Ω Y2/G B/PbOUT 8 SD/HD IN2 SD/HD OUT2 13 75Ω 220µF 75Ω Pb/B R/PrOUT 9 SD/HD IN3 N/C SD/HD OUT3 12 FcSEL 75Ω 220µF 75Ω Pr/R 15 6 DAC load resistors AC-coupling caps are optional Figure 20. Typical Application Diagram © 2006 Fairchild Semiconductor FMS6346 Rev. 1.0.4 www.fairchildsemi.com 8 FMS6346 — Six Channel, 6th-Order SD/HD Video FIlter Driver Physical Dimensions Figure 21. 20-Lead, Thin-Shrink Outline Package (TSSOP) Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ © 2006 Fairchild Semiconductor FMS6346 Rev. 1.0.4 www.fairchildsemi.com 9 FMS6346 — Six Channel, 6th-Order SD/HD Video FIlter Driver © 2006 Fairchild Semiconductor FMS6346 Rev. 1.0.4 www.fairchildsemi.com 10
FMS6346_08 价格&库存

很抱歉,暂时无法提供与“FMS6346_08”相匹配的价格&库存,您可以联系我们找货

免费人工找货