FQU1N50B

FQD1N50B / FQU1N50B May 2000 QFET FQD1N50B / FQU1N50B 500V N-Channel MOSFET General Description These N-Channel enhancement mode power field effect transistors are produced using Fairchild’s proprietary, planar stripe, DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply, power factor correction, electronic lamp ballast based on half bridge. TM Features • • • • • • 1.1A, 500V, RDS(on) = 9.0Ω @VGS = 10 V Low gate charge ( typical 4.0 nC) Low Crss ( typical 3.0 pF) Fast switching 100% avalanche tested Improved dv/dt capability D D ! " G! G S !" " " D-PAK FQD Series I-PAK GDS FQU Series ! S Absolute Maximum Ratings Symbol VDSS ID IDM VGSS EAS IAR EAR dv/dt PD TC = 25°C unless otherwise noted Parameter Drain-Source Voltage - Continuous (TC = 25°C) Drain Current - Continuous (TC = 100°C) Drain Current - Pulsed (Note 1) FQD1N50 / FQU1N50 500 1.1 0.7 4.4 ± 30 (Note 2) (Note 1) (Note 1) (Note 3) Units V A A A V mJ A mJ V/ns W W W/°C °C °C Gate-Source Voltage Single Pulsed Avalanche Energy Avalanche Current Repetitive Avalanche Energy Peak Diode Recovery dv/dt Power Dissipation (TA = 25°C) * Power Dissipation (TC = 25°C) 80 1.1 2.5 4.5 2.5 25 0.2 -55 to +150 300 TJ, TSTG TL - Derate above 25°C Operating and Storage Temperature Range Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds Thermal Characteristics Symbol RθJC RθJA RθJA Parameter Thermal Resistance, Junction-to-Case Thermal Resistance, Junction-to-Ambient * Thermal Resistance, Junction-to-Ambient Typ ---Max 5.0 50 110 Units °C/W °C/W °C/W * When mounted on the minimum pad size recommended (PCB Mount) ©2000 Fairchild Semiconductor International Rev. A, May 2000 FQD1N50B / FQU1N50B Electrical Characteristics Symbol Parameter TC = 25°C unless otherwise noted Test Conditions Min Typ Max Units Off Characteristics BVDSS ∆BVDSS / ∆TJ IDSS IGSSF IGSSR Drain-Source Breakdown Voltage Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current Gate-Body Leakage Current, Forward Gate-Body Leakage Current, Reverse VGS = 0 V, ID = 250 µA ID = 250 µA, Referenced to 25°C VDS = 500 V, VGS = 0 V VDS = 400 V, TC = 125°C VGS = 30 V, VDS = 0 V VGS = -30 V, VDS = 0 V 500 ------0.5 ------1 10 100 -100 V V/°C µA µA nA nA On Characteristics VGS(th) RDS(on) gFS Gate Threshold Voltage Static Drain-Source On-Resistance Forward Transconductance VDS = VGS, ID = 250 µA VDS = VGS, ID = 250 mA VGS = 10 V, ID = 0.55 A VDS = 50 V, ID = 0.55 A (Note 4) 2.3 3.6 --- 3.0 4.3 6.8 0.98 3.7 5.0 9.0 -- V V Ω S Dynamic Characteristics Ciss Coss Crss Input Capacitance Output Capacitance Reverse Transfer Capacitance VDS = 25 V, VGS = 0 V, f = 1.0 MHz ---115 20 3 150 30 4 pF pF pF Switching Characteristics td(on) tr td(off) tf Qg Qgs Qgd Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge VDS = 400 V, ID = 1.4 A, VGS = 10 V (Note 4, 5) VDD = 250 V, ID = 1.4 A, RG = 25 Ω (Note 4, 5) -------- 5 25 8 20 4.0 1.1 2.2 20 60 25 50 5.5 --- ns ns ns ns nC nC nC Drain-Source Diode Characteristics and Maximum Ratings IS ISM VSD trr Qrr Maximum Continuous Drain-Source Diode Forward Current Maximum Pulsed Drain-Source Diode Forward Current VGS = 0 V, IS = 1.4 A Drain-Source Diode Forward Voltage Reverse Recovery Time Reverse Recovery Charge VGS = 0 V, IS = 1.4 A, dIF / dt = 100 A/µs (Note 4) ------ ---170 0.4 1.4 4.4 1.4 --- A A V ns µC Notes: 1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 120mH, IAS = 1.1A, VDD = 50V, RG = 25 Ω, Starting TJ = 25°C 3. ISD ≤ 1.4A, di/dt ≤ 200A/µs, VDD ≤ BVDSS, Starting TJ = 25°C 4. Pulse Test : Pulse width ≤ 300µs, Duty cycle ≤ 2% 5. Essentially independent of operating temperature ©2000 Fairchild Semiconductor International Rev. A, May 2000 FQD1N50B / FQU1N50B Typical Characteristics Top : 10 0 Bottom : ID , Drain Current [A] ID , Drain Current [A] VGS 15 V 10 V 8.0 V 7.0 V 6.5 V 6.0 V 5.5 V 10 0 150℃ 10 -1 10 -1 25℃ -55℃ ※ Notes : 1. VDS = 50V 2. 250μ Pulse Test s ※ Notes : 1. 250μ Pulse Test s 2. TC = 25℃ 10 -2 10 -1 10 0 10 1 10 -2 2 4 6 8 10 VDS , Drain-Source Voltage [V] VGS , Gate-Source Voltage [V] Figure 1. On-Region Characteristics. Figure 2. Transfer Characteristics. 24 20 RDS(on) , [ Ω ] Drain-Source On-Resistance 16 VGS = 20V 12 IDR , Reverse Drain Current [A] VGS = 10V 10 0 8 10 -1 150℃ 4 ※ Note : TJ = 25℃ 25℃ ※ Notes : 1. VGS = 0V 2. 250μ Pulse Test s 0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 10 -2 0.2 0.4 0.6 0.8 1.0 1.2 ID , Drain Current [A] VSD, Source-Drain voltage [V] Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage. Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature. 200 Ciss = Cgs + Cgd (Cds = shorted) Coss = Cds + Cgd Crss = Cgd 12 10 VDS = 100V VDS = 250V VGS, Gate-Source Voltage [V] 150 Ciss 8 VDS = 400V Capacitance [pF] Coss 100 6 ※ Notes : 4 50 Crss 1. VGS = 0 V 2. f = 1 MHz 2 ※ Notes : ID = 1.4 A 0 -1 10 0 10 0 10 1 0 1 2 3 4 5 VDS, Drain-Source Voltage [V] QG, Total Gate Charge [nC] Figure 5. Capacitance Characteristics. Figure 6. Gate -Charge Characteristics. ©2000 Fairchild Semiconductor International Rev. A, May 2000 FQD1N50B / FQU1N50B Typical Characteristics (Continued) 1.2 3.0 2.5 BV DSS , (Normalized) Drain-Source Breakdown Voltage RDS(ON) , (Normalized) Drain-Source On-Resistance 1.1 2.0 1.0 1.5 1.0 0.9 ※ Notes : 1. VGS = 0 V A 2. ID = 250 μ 0.5 ※ Notes : 1. VGS = 10 V 2. ID = 0.7 A 0.8 -100 -50 0 50 100 o 150 200 0.0 -100 -50 0 50 100 o 150 200 TJ, Junction Temperature [ C] TJ, Junction Temperature [ C] Figure 7. Breakdown Voltage Variation vs Temperature. Figure 8. On-Resistance Variation vs Temperature. 1.2 10 1 Operation in This Area is Limited by R DS(on) 100 µs 10 0 0.9 1 ms 10 ms DC ID, Drain Current [A] 3 ID, Drain Current [A] 0.6 10 -1 ※ Notes : 1. TC = 25 C 2. TJ = 150 C 3. Single Pulse o o 0.3 10 -2 10 0 10 1 10 2 10 0.0 25 50 75 100 125 150 VDS, Drain-Source Voltage [V] TC, Case Temperature [℃] Figure 9. Maximum Safe Operating Area. Figure 10. Maximum Drain Current vs Case Temperature. ( t) , T h e r m a l R e s p o n s e D = 0 .5 0 .2 0 .1 0 .0 5 0 .0 2 10 -1 10 0 ※ N o te s : 1 . Z θ J C ( t ) = 5 . 0 ℃ /W M a x . 2 . D u ty F a c t o r , D = t 1 /t 2 3 . T J M - T C = P D M * Z θ J C( t ) PDM s in g le p u ls e θ JC 0 .0 1 t1 t2 Z 10 -5 10 -4 10 -3 10 -2 10 -1 10 0 10 1 t 1 , S q u a r e W a v e P u ls e D u r a t io n [ s e c ] Figure 11. Transient Thermal Response Curve. ©2000 Fairchild Semiconductor International Rev. A, May 2000 FQD1N50B / FQU1N50B Gate Charge Test Circuit & Waveform 50KΩ 12V 200nF 300nF Same Type as DUT VDS VGS Qg 10V Qgs Qgd VGS DUT 3mA Charge Resistive Switching Test Circuit & Waveforms VDS VGS RG RL VDD VDS 90% 10V DUT VGS 10% td(on) t on tr td(off) t off tf Unclamped Inductive Switching Test Circuit & Waveforms L VDS ID RG DUT tp BVDSS 1 EAS = ---- L IAS2 -------------------2 BVDSS - VDD BVDSS IAS VDD VDD tp ID (t) VDS (t) Time 10V ©2000 Fairchild Semiconductor International Rev. A, May 2000 FQD1N50B / FQU1N50B Peak Diode Recovery dv/dt Test Circuit & Waveforms DUT + VDS _ I SD L Driver RG Same Type as DUT VDD VGS • dv/dt controlled by RG • ISD controlled by pulse period VGS ( Driver ) Gate Pulse Width D = -------------------------Gate Pulse Period 10V IFM , Body Diode Forward Current I SD ( DUT ) IRM di/dt Body Diode Reverse Current VDS ( DUT ) Body Diode Recovery dv/dt VSD VDD Body Diode Forward Voltage Drop ©2000 Fairchild Semiconductor International Rev. A, May 2000 FQD1N50B / FQU1N50B Package Dimensions DPAK 6.60 ±0.20 5.34 ±0.30 (0.50) (4.34) (0.50) 0.70 ±0.20 2.30 ±0.10 0.50 ±0.10 0.60 ±0.20 6.10 ±0.20 2.70 ±0.20 9.50 ±0.30 0.91 ±0.10 0.80 ±0.20 MAX0.96 2.30TYP [2.30±0.20] 0.76 ±0.10 2.30TYP [2.30±0.20] 0.89 ±0.10 0.50 ±0.10 1.02 ±0.20 2.30 ±0.20 (0.70) (0.90) (0.10) (3.05) 6.10 ±0.20 9.50 ±0.30 2.70 ±0.20 (2XR0.25) 0.76 ±0.10 ©2000 Fairchild Semiconductor International (1.00) Rev. A, May 2000 6.60 ±0.20 (5.34) (5.04) (1.50) MIN0.55 FQD1N50B / FQU1N50B Package Dimensions (Continued) IPAK 6.60 ±0.20 5.34 ±0.20 (0.50) (4.34) (0.50) 0.50 ±0.10 2.30 ±0.20 0.60 ±0.20 0.70 ±0.20 0.80 ±0.10 6.10 ±0.20 1.80 ±0.20 MAX0.96 0.76 ±0.10 9.30 ±0.30 2.30TYP [2.30±0.20] 2.30TYP [2.30±0.20] 0.50 ±0.10 ©2000 Fairchild Semiconductor International 16.10 ±0.30 Rev. A, May 2000 TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DOME™ E2CMOSTM EnSignaTM FACT™ FACT Quiet Series™ FAST® DISCLAIMER FASTr™ GlobalOptoisolator™ GTO™ HiSeC™ ISOPLANAR™ MICROWIRE™ OPTOLOGIC™ OPTOPLANAR™ POP™ PowerTrench® QFET™ QS™ QT Optoelectronics™ Quiet Series™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™ TinyLogic™ UHC™ VCX™ FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or 2. A critical component is any component of a life support device or system whose failure to perform can systems which, (a) are intended for surgical implant into be reasonably expected to cause the failure of the life the body, or (b) support or sustain life, or (c) whose support device or system, or to affect its safety or failure to perform when properly used in accordance with instructions for use provided in the labeling, can be effectiveness. reasonably expected to result in significant injury to the user. PRODUCT STATUS DEFINITIONS Definition of Terms Datasheet Identification Advance Information Product Status Formative or In Design Definition This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. Preliminary First Production No Identification Needed Full Production Obsolete Not In Production This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. Rev. F1