0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
FSA2259

FSA2259

  • 厂商:

    FAIRCHILD(仙童半导体)

  • 封装:

  • 描述:

    FSA2259 - Low-Voltage, Dual-SPDT (0.8Ω) Analog Switch with 16kV ESD - Fairchild Semiconductor

  • 数据手册
  • 价格&库存
FSA2259 数据手册
FSA2259 — Low-Voltage, Dual-SPDT (0.8Ω) Analog Switch with 16kV ESD July 2009 FSA2259 Low-Voltage, Dual-SPDT (0.8Ω) Analog Switch with 16kV ESD Features 0.8Ω Typical On Resistance (RON) for +3.0V Supply 0.40Ω Maximum RON Flatness for +3.0V Supply -3db Bandwidth: > 50MHz Low ICCT Current Over an Expanded Control Input Range Packaged in 10-Lead UMLP (1.4 x 1.8mm) Power-Off Protection on Common Ports Broad VCC Operating Range: 1.65 to 4.3V ESD HBM JEDEC: JESD22-A114 - I/O to GND: 8.5kV - Power to GND: 16.0kV Description The FSA2259 is a high-performance, dual, Single Pole Double Throw (SPDT) analog switch that features low RON of 0.8Ω (typical) at 3.0V VCC. The FSA2259 operates over a wide VCC range of 1.65V to 4.3V and is designed for break-before-make operation. The select input is TTLlevel compatible. The FSA2259 features very low quiescent current even when the control voltage is lower than the VCC supply. This feature suits mobile handset applications by allowing direct interface with baseband processor general-purpose I/Os with minimal battery consumption. IMPORTANT NOTE: For additional information, analogswitch@fairchildsemi.com. please contact Applications Cell Phone, PDA, Digital Camera, and Notebook LCD Monitor, TV, and Set-Top Box Ordering Information Part Number FSA2259UMX Top Mark JT Operating Temperature Range -40 to +85°C Eco Status Green Package 10-Lead, Quad, Ultrathin Molded Leadless Package (UMLP), 1.4 x 1.8mm For Fairchild’s definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html. Analog Symbol 1B0 1B1 2B0 2B1 2A S2 1A S1 Figure 1. FSA2259 © 2008 Fairchild Semiconductor Corporation FSA2259 • Rev. 1.0.2 www.fairchildsemi.com FSA2259 — Low-Voltage, Dual-SPDT (0.8Ω) Analog Switch with 16kV ESD Pin Configuration 1B1 Vcc 1A S1 1B0 3 4 5 6 7 GND 2B0 2 1 10 2B1 9 8 2A 2A S2 Figure 2. 10-Pin UMLP (Top Through View) Pin Description Pin# 1 2 3 4 5 6 7 8 9 10 Name VCC 1B1 1A S1 1B0 GND 2B0 S2 2A 2B1 Data Ports Data Ports Description Supply Voltage Switch Select Pins Data Ports Ground Data Ports Switch Select Pins Data Ports Data Ports Truth Table Control Input, Sn LOW Logic Level HIGH Logic Level nB0 Connected to nA nB1 Connected to nA Function © 2008 Fairchild Semiconductor Corporation FSA2258 • Rev. 1.0.2 www.fairchildsemi.com 2 FSA2259 — Low-Voltage, Dual-SPDT (0.8Ω) Analog Switch with 16kV ESD Absolute Maximum Ratings Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Symbol VCC VSW VIN IIK ISW ISWPEAK TSTG TJ TL Supply Voltage Switch I/O Voltage (1) (1) Parameter 1B0, 1B1, 2B0, 2B1, 1A, 2A Pins S1, S2 Min. -0.5 -0.5 -0.5 Max. 5.5 VCC + 0.3 5.5 -50 350 500 Units V V V mA mA mA °C °C °C kV kV Control Input Voltage Input Clamp Diode Current Switch I/O Current (Continuous) Peak Switch Current (Pulsed at 1ms Duration, 50 tON ns Figure 6 Figure 7 ns tOFF Turn-Off Time tBBM nB0 or BreaknB1=1.5V, Before-Make RL=50Ω, (6) Time CL=35pF Charge Injection(6) Off Isolation(6) Crosstalk(6) -3db Bandwidth(6) Total Harmonic Distortion + Noise(6) CL=1.0nF, VS=0V, RS=0Ω ns Figure 8 Q OIRR Xtalk BW pC dB dB MHz Figure 12 Figure 10 Figure 11 Figure 9 f=100kHz, 1.65 to 4.30 RL=50Ω, CL=0pF f=100kHz, 1.65 to 4.30 RL=50Ω, CL=0pF RL=50Ω, CL=0pF 1.65 to 4.30 f=20Hz to 20kHz, 1.65 to 4.30 RL=32Ω, VIN=2Vpp THD+N .06 % Figure 15 Notes: 6. Guaranteed by characterization, not production tested Capacitance All capacitance specifications are guaranteed by characterization and are not production tested. Symbol CIN COFF CON Parameter Control Pin Input Capacitance B Port Off Capacitance A Port On Capacitance Conditions VCC (V) f=1MHz f=1MHz f=1MHz 0 3.3 3.3 TA=+25ºC Min. Typ. 1.5 30 120 Unit pF pF pF Figure Figure 13 Figure 13 Figure 14 Max. © 2008 Fairchild Semiconductor Corporation FSA2258 • Rev. 1.0.2 www.fairchildsemi.com 5 FSA2259 — Low-Voltage, Dual-SPDT (0.8Ω) Analog Switch with 16kV ESD Test Diagrams VON NC nBn V IN GND I A(OFF) A nA V IN Select V Sel = I ON GND Select VSel = GND 0 orVcc R ON = VON / ION Figure 3. 0 or Vcc **Each switch port is tested separately. On Resistance Figure 4. Off Leakage (Ports Tested Separately) NC I A(ON) nBn V IN nA A V IN Select VSel = GND GND RS CL GND RL V OUT 0 or Vcc V Sel GND Figure 5. On Leakage Figure 6. Test Circuit Load tRISE = 2.5ns VCC Input - VSel GND VOH Output - VOUT VOL 10% 90% VCC /2 90% VCC /2 tFALL = 2.5ns 10% 90% 90% tON tOFF Figure 7. Turn-On / Turn-Off Waveforms © 2008 Fairchild Semiconductor Corporation FSA2258 • Rev. 1.0.2 www.fairchildsemi.com 6 FSA2259 — Low-Voltage, Dual-SPDT (0.8Ω) Analog Switch with 16kV ESD Test Diagrams (Continued) t RISE = 2.5ns nB n V IN GN D nA V cc V IN GN D CL GN D VOUT R L Input - VSel 0V V OUT 0.9*V out 10% 90% V cc /2 RS 0.9*V ou t V Sel G ND RL and CL are functions of the application environment (50, 75, or 100 ). CL includes test fixture and stray capacitance. Figure 8. Break-Before-Make Interval Timing tBBM Network Analyzer RS GND V IN V S GND VSel GND GND VOUT RT GND RL and CL are functions of the application environment (50, 75, or 100 ). L CL includes test fixture and stray capacitance. Figure 9. Bandwidth Network Analyzer RS GND RT VSel GND GND VS GND VOUT GND RT GND RS and RT are functions of the application environment (50, 75, or 100 ). Off-Isolation = 20 Log (VOUT / VIN ) - Figure 10. © 2008 Fairchild Semiconductor Corporation FSA2258 • Rev. 1.0.2 Channel Off Isolation www.fairchildsemi.com 7 FSA2259 — Low-Voltage, Dual-SPDT (0.8Ω) Analog Switch with 16kV ESD Test Diagrams (Continued) Network Analyzer RS VIN VS GND GND VSel GND GND RT GND RT GND V OUT RS and RT are functions of the application CROSSTALK = 20 Log (VOUT / VIN ) environment (50, 75, or 100 ). Figure 11. Adjacent Channel Crosstalk Generator B VS RS GND nSn VSEL GND VIN mA CL GND VOUT VCC Input – VSEL 0V ΔVOUT VOUT Off On Off CL includes test fixture and stray capacitance Q = ΔVOUT / CL Figure 12. Charge Injection Test nBn Capacitance Meter f = 1MHz nBn nSn VSel = Capacitance Meter nBn nSn V Sel = nBn 0 or Vcc f = 1MHz 0 orV cc Figure 13. Channel Off Capacitance Figure 14. Channel On Capacitance Audio Analyzer RS GND V IN VS GND V CNTRL GND GND V OUT RT GND VSel = 0 or Vcc RS and RT are functions of the application environment (see AC Tables for specific values). Figure 15. © 2008 Fairchild Semiconductor Corporation FSA2258 • Rev. 1.0.2 Total Harmonic Distortion www.fairchildsemi.com 8 FSA2259 — Low-Voltage, Dual-SPDT (0.8Ω) Analog Switch with 16kV ESD Physical Dimensions 0.15 C 2X 1.40 A B 0.663 1.700 0.563 9X 1 PIN #1 QUADRANT 1.80 0.400 0.15 C 2.100 2X TOP VIEW 0.55 MAX. 0.10 C 0.152 SEATING PLANE 0.225 10X RECOMMENDED LAND PATTERN 1.450 0.550 9X 0.450 0.08 C 0.050 C SIDE VIEW 0.400 1.850 0.225 3 6 1 10X OPTIONAL MINIMIAL TOE LAND PATTERN 0.40 9X 0.35 0.45 0.45 0.55 10 0.15 10X 0.25 0.10 C A B 0.05 C 0.100 0.500 0.100 BOTTOM VIEW 0.100 DETAIL A PIN #1 TERMINAL SCALE: 2X A. DIMENSIONS ARE IN MILLIMETERS. B. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994 C. DRAWING FILENAME: UMLP10Arev2 Figure 16. 10-Lead Quad Ultrathin Molded Leadless Package (UMLP) Note: click here for tape and reel specifications, available at: http://www.fairchildsemi.com/products/analog/pdf/UMLP10_TNR.pdf Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/. © 2008 Fairchild Semiconductor Corporation FSA2258 • Rev. 1.0.2 www.fairchildsemi.com 9 FSA2259 — Low-Voltage, Dual-SPDT (0.8Ω) Analog Switch with 16kV ESD © 2008 Fairchild Semiconductor Corporation FSA2258 • Rev. 1.0.2 www.fairchildsemi.com 10
FSA2259 价格&库存

很抱歉,暂时无法提供与“FSA2259”相匹配的价格&库存,您可以联系我们找货

免费人工找货