MM74HC573

MM74HC573 3-STATE Octal D-Type Latch September 1983 Revised May 2005 MM74HC573 3-STATE Octal D-Type Latch General Description The MM74HC573 high speed octal D-type latches utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. Due to the large output drive capability and the 3-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system. When the LATCH ENABLE(LE) input is HIGH, the Q outputs will follow the D inputs. When the LATCH ENABLE goes LOW, data at the D inputs will be retained at the outputs until LATCH ENABLE returns HIGH again. When a HIGH logic level is applied to the OUTPUT CONTROL OC input, all outputs go to a HIGH impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. The 74HC logic family is speed, function and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground. Features s Typical propagation delay: 18 ns s Wide operating voltage range: 2 to 6 volts s Low input current: 1 PA maximum s Low quiescent current: 80 PA maximum (74HC Series) s Compatible with bus-oriented systems s Output drive capability: 15 LS-TTL loads Ordering Code: Order Number MM74HC573WM MM74HC573SJ MM74HC573MTC MM74HC573N Package Number M20B M20D MTC20 N20A Package Description 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagram Truth Table Output Control L L L H H L Q0 Z X Latch Enable H H L X Data Output H L X X H L Q0 Z HIGH Level LOW Level Level of output before steady-state input conditions were established. High Impedance Don't Care Top View © 2005 Fairchild Semiconductor Corporation DS005212 www.fairchildsemi.com MM74HC573 Absolute Maximum Ratings(Note 1) (Note 2) Supply Voltage (VCC ) DC Input Voltage (VIN) DC Output Voltage (VOUT) Clamp Diode Current (IIK, IOK) DC Output Current, per pin (IOUT) DC VCC or GND Current, per pin (ICC) Storage Temperature Range (TSTG) Power Dissipation (PD) (Note 3) S.O. Package only Lead Temperature (TL) (Soldering 10 seconds) 260qC 600 mW 500 mW Recommended Operating Conditions Min Supply Voltage (VCC) DC Input or Output Voltage (VIN, VOUT) Operating Temperature Range (TA) Input Rise or Fall Times (tr, tf) VCC VCC VCC 2.0V 4.5V 6.0V 1000 500 400 ns ns ns 2 0 Max 6 VCC Units V V 0.5 to 7.0V 1.5 to VCC 1.5V 0.5 to VCC 0.5V r20 mA r35 mA r70 mA 65qC to 150qC 40 85 qC Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur. Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating — plastic “N” package:  12 mW/qC from 65qC to 85qC. DC Electrical Characteristics Symbol VIH Parameter Minimum HIGH Level Input Voltage VIL Maximum LOW Level Input Voltage VOH Minimum HIGH Level Output Voltage VIN VIH or VIL Conditions (Note 4) VCC 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V TA Typ 1.5 3.15 4.2 0.5 1.35 1.8 2.0 4.5 6.0 4.2 5.7 0 0 0 0.2 0.2 1.9 4.4 5.9 3.98 5.48 0.1 0.1 0.1 0.26 0.26 2 5 qC TA 40 to 85qC TA 55 to 125qC Guaranteed Limits 1.5 3.15 4.2 0.5 1.35 1.8 1.9 4.4 5.9 3.84 5.34 0.1 0.1 0.1 0.33 0.33 1.5 3.15 4.2 0.5 1.35 1.8 1.9 4.4 5.9 3.7 5.2 0.1 0.1 0.1 0.4 0.4 Units V V V V V V V V V V V V V V V V |IOUT| d 20 PA 2.0V 4.5V 6.0V VIN VIH or VIL 4.5V 6.0V 2.0V 4.5V 6.0V |IOUT| d 6.0 mA |IOUT| d 7.8 mA VOL Maximum LOW Level Output Voltage VIN VIH or VIL |IOUT| d 20 PA VIN VIH or VIL 4.5V 6.0V 6.0V 6.0V 6.0V OE LE DATA 1.0 0.6 0.4 |IOUT| d 6.0 mA |IOUT| d 7.8 mA IIN IOZ ICC Maximum Input Current Maximum 3-STATE Output Leakage Current Maximum Quiescent Supply Current Quiescent Supply Current per Input Pin VIN VOUT OC VIN IOUT VCC VIN VCC or GND VCC or GND VIH VCC or GND 0 PA 5.5V 2.4V r0.1 r0.5 8.0 1.5 0.8 0.5 r1.0 r5.0 80 1.8 1.0 0.6 r1.0 r10 160 2.0 1.1 0.7 PA PA PA mA mA mA 'ICC or 0.4V (Note 4) Note 4: For a power supply of 5V r10% the worst-case output voltages (VOH, and VOL) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst-case VIH and VIL occur at VCC 5.5V and 4.5V respectively. (The VIH value at 5.5V is 3.85V.) The worst-case leakage current (IIN, ICC, and IOZ) occur for CMOS at the higher voltage and so the 6.0V values should be used. www.fairchildsemi.com 2 MM74HC573 AC Electrical Characteristics VCC 5V, TA 25qC, tr tf 6 ns Parameter Conditions CL CL RL CL RL CL 45 pF 45 pF 1 k: 45 pF 1 k: 5 pF 10 2 10 15 5 16 ns ns ns 13 23 ns Typ 16 14 15 Guaranteed Limit 20 22 27 Units ns ns ns Symbol tPHL, tPLH tPHL, tPLH tPZH, tPZL tPHZ, tPLZ tS tH tW Maximum Propagation Delay, Data to Q Maximum Propagation Delay, LE to Q Maximum Output Enable Time Maximum Output Disable Time Minimum Set Up Time, Data to LE Minimum Hold Time, LE to Data Minimum Pulse Width, LE or Data AC Electrical Characteristics Symbol tPHL, tPLH Parameter Maximum Propagation Delay Data to Q CL CL CL CL CL CL tPHL, tPLH Maximum Propagation Delay, LE to Q CL CL CL CL CL CL tPZH, tPZL Maximum Output Enable Time RL CL CL CL CL CL CL tPHZ, tPLZ Maximum Output Disable Time tS Minimum Set Up Time Data to LE tH Minimum Hold Time LE to Data tW Minimum Pulse Width LE, or Data tTLH, tTHL Maximum Output Rise and Fall Time, Clock CPD CIN Power Dissipation Capacitance (Note 5) (per latch) Maximum Input Capacitance OC OC VCC GND CL 50 pF RL CL Conditions 50 pF 150 pF 50 pF 150 pF 50 pF 150 pF 50 pF 150 pF 50 pF 150 pF 50 pF 150 pF 1 k: 50 pF 150 pF 50 pF 150 pF 50 pF 150 pF 1 k: 50 pF 2.0V 2.0V 4.5V 4.5V 6.0V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 30 9 8 25 7 6 5 52 5 10 10 10 55 67 15 24 14 22 40 13 12 30 10 9 140 180 28 36 24 31 125 25 21 75 15 13 25 5 4 80 16 14 60 12 10 175 225 35 45 30 39 156 31 27 95 19 16 31 6 5 100 20 18 75 15 13 210 270 42 54 36 47 188 38 32 110 22 19 38 7 6 120 24 20 90 18 15 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns pF pF pF VCC 2.0V 2.0V 4.5V 4.5V 6.0V 6.0V 2.0V 2.0V 4.5V 4.5V 6.0V 6.0V TA Typ 45 58 17 21 15 19 46 60 14 21 12 19 110 150 22 30 19 26 115 155 23 31 20 27 2 5 qC TA 40 to 85qC TA 55 to 125qC Guaranteed Limits 138 188 28 38 24 33 138 194 29 47 25 34 165 225 33 40 29 39 165 233 35 47 30 41 Units ns ns ns ns ns ns ns ns ns ns ns ns 3 www.fairchildsemi.com MM74HC573 AC Electrical Characteristics Symbol COUT Parameter Maximum Output Capacitance (Continued) TA Typ 15 20 2 5 qC TA Conditions VCC 40 to 85qC TA 55 to 125qC Guaranteed Limits 20 20 Units pF Note 5: CPD determines the no load dynamic power consumption, PD IS CPD VCC f  I CC. CPD VCC2 f  ICC VCC, and the no load dynamic current consumption, www.fairchildsemi.com 4 MM74HC573 Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B 5 www.fairchildsemi.com MM74HC573 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D www.fairchildsemi.com 6 MM74HC573 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20 7 www.fairchildsemi.com MM74HC573 3-STATE Octal D-Type Latch Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 8 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com