MM74HCT541

MM74HCT540 • MM74HCT541 Inverting Octal 3-STATE Buffer • Octal 3-STATE Buffer February 1984 Revised May 2005 MM74HCT540 • MM74HCT541 Inverting Octal 3-STATE Buffer • Octal 3-STATE Buffer General Description The MM74HCT540 and MM74HCT541 3-STATE buffers utilize advanced silicon-gate CMOS technology and are general purpose high speed inverting and non-inverting buffers. They possess high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits achieve speeds comparable to low power Schottky devices, while retaining the low power consumption of CMOS. Both devices are TTL input compatible and have a fanout of 15 LS-TTL equivalent inputs. MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs. The MM74HCT540 is an inverting buffer and the MM74HCT541 is a non-inverting buffer. The 3-STATE control gate operates as a two-input NOR such that if either G1 or G2 are HIGH, all eight outputs are in the high-impedance state. In order to enhance PC board layout, the MM74HCT540 and MM74HCT541 offers a pinout having inputs and outputs on opposite sides of the package. All inputs are protected from damage due to static discharge by diodes to VCC and ground. Features s TTL input compatible s Typical propagation delay: 12 ns s 3-STATE outputs for connection to system buses s Low quiescent current: 80 PA s Output current: 6 mA (min.) Ordering Code: Order Number MM74HCT540WM MM74HCT540SJ MM74HCT540MTC MM74HCT540N MM74HCT541WM MM74HCT541SJ MM74HCT541MTC MM74HCT541N Package Number M20B M20D MTC20 N20A M20B M20D MTC20 N20A Package Description 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagrams Pin Assignments for DIP, SOIC, SOP and TSSOP Top View MM74HCT540 Top View MM74HCT541 © 2005 Fairchild Semiconductor Corporation DS006040 www.fairchildsemi.com MM74HCT540 • MM74HCT541 Absolute Maximum Ratings(Note 1) (Note 2) Supply Voltage (VCC) Recommended Operating Conditions Min Supply Voltage (VCC) DC Input or Output Voltage (VIN, VOUT) Operating Temperature Range (TA) Input Rise or Fall Times (tr, tf) 500 ns Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur. Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating — plastic “N” package:  12 mW/qC from 65qC to 85qC. 0.5 to 7.0V 1.5 to VCC 1.5V DC Output Voltage (VOUT) 0.5 to VCC 0.5V Clamp Diode Current (IIK, IOK) r20 mA r35 mA DC Output Current, per pin (IOUT) DC VCC or GND Current, per pin (ICC ) r70 mA Storage Temperature Range (TSTG) 65qC to 150qC DC Input Voltage (VIN) Power Dissipation (PD) (Note 3) S.O. Package only 600 mW 500 mW 260qC Max 5.5 VCC Units V V 4.5 0 40 85 qC Lead Temperature (TL) (Soldering 10 seconds) DC Electrical Characteristics VCC 5V r 10% (unless otherwise specified) Parameter Minimum HIGH Level Input Voltage VIL VOH Maximum LOW Level Input Voltage Minimum HIGH Level Output Voltage VIN |IOUT| |IOUT| |IOUT| VOL Maximum LOW Level Voltage VIN |IOUT| |IOUT| |IOUT| IIN IOZ Maximum Input Current Maximum 3-STATE Output Leakage Current ICC Maximum Quiescent Supply Current VIN IOUT VIN VCC or GND 0 PA 2.4V or 0.5V (Note 4) 0.6 1.0 1.3 1.5 mA 8.0 80 160 VOUT G VIH VCC or GND VIN VIH or VIL 20 PA 6.0 mA, VCC 7.2 mA, VCC VIH or VIL 20 PA 6.0 mA, VCC 7.2 mA, VCC VCC or GND 4.5V 5.5V 0 0.2 0.2 0.1 0.26 0.26 0.1 0.33 0.33 0.1 0.4 0.4 V V V 4.5V 5.5V VCC 4.2 5.2 VCC 0.1 3.98 4.98 VCC 0.1 3.84 4.84 VCC 0.1 3.7 4.7 V V V 0.8 0.8 0.8 V Conditions TA Typ 2.0 25qC TA Symbol VIH 40 to 85qC TA 55 to 125qC Guaranteed Limits 2.0 2.0 Units V r0.1 r0.5 r1.0 r5.0 r1.0 r10 PA PA PA Note 4: Measured per input. All other inputs at VCC or GND. www.fairchildsemi.com 2 MM74HCT540 • MM74HCT541 AC Electrical Characteristics MM74HCT540: VCC Symbol tPHL, tPLH tPZL, tPZH tPLZ, tPHZ 5.0V, tr tf 6 ns, TA 25qC, (unless otherwise specified) Conditions CL CL RL CL RL 45 pF 45 pF 1 k: 5 pF 1 k: 13 25 ns Typ 12 14 Guaranteed Limits 18 28 Units ns ns Parameter Maximum Output Propagation Delay Maximum Output Enable Time Maximum Output Disable Time AC Electrical Characteristics MM74HCT540: VCC Symbol 5.0V r 10%, tr tf 6 ns (unless otherwise specified) Conditions TA Typ 12 22 CL CL 50 pF 150 pF 15 20 15 6 5 15 25qC 20 30 30 40 30 12 10 20 TA Parameter CL CL RL RL CL CL 40 to 85qC TA 55 to 125qC Guaranteed Limits 25 38 38 50 38 15 10 20 30 45 45 60 45 18 10 20 Units ns ns ns ns ns ns pF pF tPHL, tPLH Maximum Output Propagation Delay tPZH, tPZL Maximum Output Enable Time tPHZ, tPLZ Maximum Output Disable Time tTHL, tTLH Maximum Output Rise and Fall Time CIN COUT Maximum Input Capacitance Maximum Output Capacitance CPD Power Dissipation Capacitance (Note 5) 50 pF 150 pF 1 k: 1 k: 50 pF 50 pF (per output) G G VCC GND 12 50 pF pF Note 5: CPD determines the no load dynamic power consumption, PD IS CPD VCC f  ICC. CPD VCC2 f  ICC VCC,and the no load dynamic current consumption, 3 www.fairchildsemi.com MM74HCT540 • MM74HCT541 AC Electrical Characteristics MM74HCT541: VCC Symbol tPHL, tPLH tPZL, tPZH tPLZ, tPHZ 5.0V, tr tf 6 ns, TA 25qC, (unless otherwise specified) Conditions CL CL RL CL RL 45 pF 45 pF 1 k: 5 pF 1 k: 15 25 ns Typ 13 17 Guaranteed Limits 20 28 Units ns ns Parameter Maximum Output Propagation Delay Maximum Output Enable Time Maximum Output Disable Time AC Electrical Characteristics MM74HCT541: VCC Symbol 5.0V r 10%, tr tf 6 ns (unless otherwise specified) Conditions TA Typ 14 17 CL CL 50 pF 150 pF 17 22 17 6 5 15 25qC 23 33 30 40 30 12 10 20 TA Parameter CL CL RL RL CL 40 to 85qC TA 55 to 125qC Guaranteed Limits 29 42 38 50 38 15 10 20 34 49 45 60 45 18 10 20 Units ns ns ns ns ns ns pF pF tPHL, tPLH Maximum Output Propagation Delay tPZH, tPZL Maximum Output Enable Time tPHZ, tPLZ Maximum Output Disable Time tTHL, tTLH Maximum Output Rise and Fall Time CIN COUT Maximum Input Capacitance Maximum Output Capacitance CPD Power Dissipation Capacitance (Note 6) 50 pF 150 pF 1 k: 1 k: 50 pF CL 5 0 pF (per output) G G VCC GND 12 45 pF pF Note 6: CPD determines the no load dynamic power consumption, PD IS CPD V CC f  ICC. C PD VCC2 f  ICC VCC,and the no load dynamic current consumption, www.fairchildsemi.com 4 MM74HCT540 • MM74HCT541 Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B 5 www.fairchildsemi.com MM74HCT540 • MM74HCT541 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D www.fairchildsemi.com 6 MM74HCT540 • MM74HCT541 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20 7 www.fairchildsemi.com MM74HCT540 • MM74HCT541 Inverting Octal 3-STATE Buffer • Octal 3-STATE Buffer Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 8 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com