0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
FA5606

FA5606

  • 厂商:

    FUJI(富士电机)

  • 封装:

  • 描述:

    FA5606 - FUJI Power Supply Control IC - Fuji Electric

  • 数据手册
  • 价格&库存
FA5606 数据手册
FA5604/5605/5606 FUJI Power Supply Control IC General PWM-IC FA5604/5605/5606 Application Note April-2011 Fuji Electric Co.,Ltd. Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 1 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 WARNING 1. This Data Book contains the product specifications, characteristics, data, materials, and structures as of April 2011. The contents are subject to change without notice for specification changes or other reasons. When using a product listed in this Data Book, be sure to obtain the latest specifications. 2. All applications described in this Data Book exemplify the use of Fuji’s products for your reference only. No right or license, either express or implied, under any patent, copyright, trade secret or other intellectual property right owned by Fuji Electric Co., Ltd. is (or shall be deemed) granted. Fuji makes no representation or warranty, whether express or implied, relating to the infringement or alleged infringement of other’s intellectual property rights which may arise from the use of the applications described herein. 3. Although Fuji Electric is enhancing product quality and reliability, a small percentage of semiconductor products may become faulty. When using Fuji Electric semiconductor products in your equipment, you are requested to take adequate safety measures to prevent the equipment from causing a physical injury, fire, or other problem if any of the products become faulty. It is recommended to make your design fail-safe, flame retardant, and free of malfunction. 4. The products introduced in this Data Book are intended for use in the following electronic and electrical equipment which has normal reliability requirements. •Computers •OA equipment •Communications equipment (terminal devices) •Measurement equipment •Machine tools •Audiovisual equipment •Electrical home appliance •Personal equipment •Industrial robots etc. 5. If you need to use a product in this Data Book for equipment requiring higher reliability than normal, such as for the equipment listed below, it is imperative to contact Fuji Electric to obtain prior approval. When using these products for such equipment, take adequate measures such as a backup system to prevent the equipment from malfunctioning even if a Fuji’s product incorporated in the equipment becomes faulty. •Transportation equipment (mounted on cars and ships) •Trunk communications equipment •Traffic-signal control equipment •Gas leakage detectors with an auto-shut-off feature •Emergency equipment for responding to disasters and anti-burglary devices •Safety devices 6. Do not use products in this Data Book for the equipment requiring strict reliability such as (without limitation) •Space equipment •Aeronautic equipment •Atomic control equipment •Submarine repeater equipment •Medical equipment 7. Copyright © 1995 by Fuji Electric Co., Ltd. All rights reserved. No part of this Data Book may be reproduced in any form or by any means without the express permission of Fuji Electric. 8. If you have any question about any portion in this Data Book, ask Fuji Electric or its sales agents before using the product. Neither Fuji nor its agents shall be liable for any injury caused by any use of the products not in accordance with instructions set forth herein. Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 2 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 CONTENTS 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. Description Features Outline Types of FA5604 series Block diagram Pin assignment Ratings and characteristics Characteristics curves Description of each circuit Design advice Application circuit ·················································· 4 ·················································· 4 ·················································· 4 ·················································· 4 ·················································· 5 ·················································· 5 ················································ 6 to 9 ·················································· 10 to 15 ·················································· 16 to 21 ·················································· 22 to 30 ·················································· 31 Note   The contents are subject to change without notice for specification changes or other reasons. Parts tolerance and characteristics are not defined in all application described in this Date book. When design an actual circuit for a product, you must determine parts tolerance and characteristics for safe and economical operation. Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 3 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 1. Description The FA5604/05/06 is the PWM type switching power supply control IC that can directly drive power MOSFET. This IC realizes the low power consumption with reducing the switching frequency at light load. This IC contains many functions in a small 8-pin package. With this IC, a high-performance and compact power supply can be created because not many external discrete components are needed. 2. Features   Voltage mode control Systems organized by circuit methods FA5604: Applied to forward power supplies (maximum duty cycle = 46%) FA5605/FA5606: Applied to flyback power supplies (maximum duty cycle = 70%)           Automatically reduces the switching frequency to suppress loss in stand-by mode The switching frequency can be set (RT pin) A drive circuit for connecting a power MOSFET directly Output peak current: +1.0A / -0.5A Overcurrent of primary side limiting function (IS pin negative voltage sense) Overload protection function (switching frequency control by VF pin) Overload protection function (CS pin) Built-in output overvoltage latch protection (stopping the latch by pulling up the CS terminal by external signals) Undervoltage lockout function (17.5V ON / 9.7V OFF) 8-pin package (SOP-8) 3. Outline SOP-8 0.18±0.08 8 5 3.9 6 ± 0.2 1 4.9 4 0.20 1.8 MAX ~ 0° 8° 1.27 0.4 ±0.1 4. Types of FA5604 type FA5604N FA5605N 70% FA5606N Max. duty cycle(typ) 46% Frequency reduction mode at light-load FB voltage: 1.8 V/1.95 V FB voltage: 1.55 V/1.65 V Hiccup operation at overload Operation period: shutdown period = 1:7 Operation period: shutdown period = 1:15 Operation period: shutdown period = 1:7 Overcurrent detection Package 0.65±0.25 +0.10 -0.05 – detection SOP-8 Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 4 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 5. Block diagram 15.5V 6. Pin assignment Pin 1 2 3 4 5 6 7 8 Symbol RT FB IS GND OUT VCC VF CS Function Oscillator timing resister Feedback Overcurrent detection Ground Output Power supply Switching Frequency Control at over load Soft-start and ON/OFF control Description Connected to oscillator timing resistor Input of PWM comparator OLP Input of the overcurrent limiting function ( - ) Signal ground of the power IC Output for driving a power MOSFET Power supply Overload protection Soft-start, ON/OFF function, OLP-hiccup, and latch-mode shutdown operations Note) Power ground PGND (▼) and signal ground GND () are connected through current sensing resistor Rs. CS 8 VF 7 VCC 6 OUT 5 1 RT Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 2 FB 3 IS 4 GND 5 http://www.fujielectric.co.jp/products/semiconductor/ 37.5V FA5604/5605/5606 7. Rating and Characteristics The contents are subject to change without notice for specification changes or other reasons. Current characteristics; “+” is sink current and “-” is source current (1)Absolute maximum ratings Item Supply Voltage Supply Current Peak current at OUT pin Voltage at OUT pin Input voltage at VF pin Input current at CS pin Input voltage at FB,IS pin Power dissipation (TaVthFBS2) Timing resistance Ambiance temperature in operation  Symbol VCC CVCC Fosc Rt Ta MIN 11 10 100 7 .5 -40 TYP 18 47 190 12 MAX 30 220 300 24 +85 Unit V F kHz kΩ °C Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 6 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606  (3)Electrical Characteristics (Tj=25°C,VCC=18V,Rt=12kΩ,unless otherwise specified) Oscillator Section (RT pin) Item Switching oscillation frequency Variation by supply voltage Variation by temperature Pulse Width Modulation Section (FB pin) Item Source current of FB pin Input threshold voltage Symbol IFB VthFB0 VthFBM Maximum duty cycle DMAX Volpon Volpoff Hysteresis voltage width Volphys FB=0V Duty cycle=0% Duty cycle=DMAX FB=3.25V FA5604 FA5605/06 OLP threshold voltage OLP mode OFF  ON OLP mode ON  OFF Conditions MIN. -650 0.9 2.7 43 67 3.2 3.0 0.1 TYP. -500 1.0 3.0 46 70 3.5 3.3 0.2 MAX. -390 1.1 3.25 49 73 3.8 3.6 0.3 V V V Unit A V V % Symbol Fo s c Fdv FdT Conditions Rt=12kΩ, Tj=25°C VCC=11V to 30V Tj= -40°C to +125°C MIN. 171 -2 TYP. 190 0.05 MAX. 209 +2 Unit kHz % %/°C Frequency Control Section at Light Load (FB pin) Item Symbol VthFBS1 Input threshold voltage VthFBS2 Light Load mode ONOFF RT=24kΩ FB=VthFBS FB=VthFB0 FB=VthFB0 OFFON Conditions Light Load mode FA5604/05 FA5606 FA5604/05 FA5606 FA5604 FA5605/06 MIN. 1.65 1.43 1.8 1.53 -15 -10 24 300 TYP. 1.80 1.55 1.95 1.65 -7.5 -5 30 400 MAX. 1.95 1.67 2.1 1.77 0 0 39 500 % ns % V Unit Difference of switching frequency Minimum switching frequency Minimum on pulse width Current Sense Section (IS pin) Item Input threshold voltage Source current of IS pin Propagation delay time ON/OFF, Soft-start Section (CS pin) Item Charge current of CS pin ON/OFF threshold voltage Foscdiff1 FoscS2 tminS Symbol VthIS IIS tpdIS IS=0V Conditions MIN. -183 -52 100 TYP. -170 -40 150 MAX. -157 -28 250 Unit mV A ns Symbol ICS0 Vcson1 Vcsoff1 CS=0V OFFON ONOFF Conditions MIN. -13 0.65 0.50 0.1 TYP. -10 0.75 0.60 0.15 0.75 0.6 3.0 MAX. -7 0.90 0.75 0.2 0.9 0.75 3.25 Unit A V V V V V Hysteresis voltage width Vcshys1 VthCS0 VthCSM Duty cycle = 0% Duty cycle = DMAX 0VVthCSM VthCSM0V 0.65 0.5 2.75 Soft-start input voltage Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 7 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 Latch Protection Section (CS pin) Item Latch threshold voltage Latch delay time Clamp voltage of CS pin Symbol VthLAT TpdLAT VCSP ICS=2mA Conditions MIN. 6.6 35 13 TYP. 7.3 50 15 MAX. 7.7 70 17 Unit V s V Frequency Control Section at Overload (VF pin) Item Threshold voltage of frequency reducing at overload Symbol VVF FoscL1 Switching frequency at overload FoscL2 FB=open Rt=12kΩ FB=open, VF=5V Rt=12kΩ FB=open, VF=2V Rt=24kΩ FB=open, VF=5V FA5604 FA5605/06 FA5604 FA5605/06 FA5604 FA5605/06 Conditions MIN. 3.9 145 155 90 110 -15 -10 2.7 FB=open,VF increasing VFcstmr-VFcstim VF=0V 3.15 0.45 -2 TYP. 4.2 165 180 115 140 -7.5 -5 3.0 3.5 0.5 -0.5 MAX. 4.5 Fosc Fosc 160 170 0 0 3.3 3.85 0.55 V V V A % kHz Unit V kHz Difference of switching frequency VF voltage at timer enable VF voltage at timer reset Hysteresis width at timer Input bias current at VF pin Hiccup Section (CS pin) Item Threshold voltage of timer Voltage width of timer Difference voltage between timer-upper voltage and Latch threshold voltage Timer Charge current Timer Charge current Delay time of OLP The time of OLP Foscdiff2 VFcstim VFcstmr Vhyscst IVF Symbol VcstimH VcstimL VcstimW VcsdLT Icschg2 Icsdis2 Tolp1 Tolp2 Conditions MIN. 4.9 3.3 1.5 TYP. 5.7 3.8 1.9 1.6 -10 10 256 1792 3840 7 15 MAX. 6.5 4.3 2.3 2.5 -7 13 333 2330 4992 - Unit V V V V A A ms ms VCC=18V, Ccs=10nF 0.9 -13 7 VCC=18V, Ccs=10nF VCC=18V, Ccs=10nF Tolp2/Tolp1 FA5604/06 FA5605 FA5604/06 FA5605 179 1225 2688 - Time ratio of OFF/ON time Konoff - Under Voltage Lock Out Section (VCC pin) Item Startup threshold voltage Shutdown threshold voltage UVLO hysteresis width Symbol VCCON VCCOFF VCCHYS Conditions MIN. 15.5 8.5 6 TYP. 17.5 9.7 7.8 MAX. 19.5 10.5 10 Unit V V V Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 8 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 Output Driver Section (OUT pin) Item Low level output voltage High level output voltage Rise time Fall time Symbol VOL VOH Tr Tf Conditions IOL=100mA, VCC=18V IOH=-100mA, VCC=18V CL=1nF (OUT pin) CL=1nF (OUT pin) MIN. 15 20 15 TYP. 0.7 16.5 40 30 MAX. 1.5 100 70 Unit V V ns ns Over Voltage Protection Section (VCC pin) Item VCC pin clamp voltage at OFF mode Symbol VzdL Icc=250A Conditions MIN. 14.5 TYP. 15.5 MAX. 16.5 Unit V Power Supply Current Section (VCC pin) Item Stand-by current Start-up current Steady operating mode supply current OFF mode supply current CS timer-off mode supply current Latch-mode supply current Symbol IccSTB IccST IccOP1 Iccoff Iccoff1 IccLAT1 VCC=14V VCC = Start threshold voltage At No Load, VCC=18V, FB=3.25V,VF=5V,CS=open At No Load, VCC=14V, FB=0V,VF=0V,CS=0V VCC=14V VCC=11V VCC=14V Conditions MIN. TYP. 14 1.6 195 190 185 190 MAX. 2 35 3.0 250 240 240 240 Unit A A mA A A A A Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 9 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 8. Characteristic curve Ta=25°C, VCC=18V, Rt=12kΩ, unless otherwise specified Parts tolerance and characteristics are not defined in all application described in this Data book. Oscillation frequency vs.Timing resistance VFB=3.25V,VVF=5V,CS=OPEN 350 200 175 Os c illat ion f requenc y Fos c [ k Hz ] 150 125 100 75 50 25 0 0 5 10 15 Timing res is t anc e Rt [k Ω] 20 25 0 Oscillation freqency vs.FB pin voltage VVF=5V,CS=OPEN,VIS=0V FA5604 Os c illation f requenc y Fos c [ k Hz ] 300 250 200 150 100 50 1 2 3 FB pin voltage VFB [V] 4 5 Oscillation frequency vs. VF pin voltage VFB=5V,CS=OPEN 200 175 Os c illat ion frequenc y Fos c [k Hz ] 150 125 100 75 50 25 0 0 1 2 3 VF pin voltage VVF[V] 4 5 These are the characteristics after changes of the frequency at overload. Fosc ≈ 165 kHz or 180 kHz when VVF = 5 V. FA5605/06 FA5604 200 175 Os c illation f requenc y Fos c [ k Hz ] 150 125 100 75 50 25 0 0 Oscillation frequency vs.FB pin voltage FA5605 VVF=5V,CS=OPEN,VIS=0V 1 2 3 FB pin voltage VFB [V] 4 5 Fosc variation by supply voltage VFB=3.25V,VVF=5V,CS=OPEN 2.0 Variat ion by s upply v oltage Fdv [% ] 1.5 1.0 0.5 FA5605/06 0.0 -0.5 -1.0 -1.5 -2.0 0 5 10 15 20 25 Supply voltage VCC [V] 30 35 40 FA5604 Os c illation f requenc y Fos c [ k Hz ] 200 175 150 125 100 75 50 25 0 0 Oscillation frequency vs.FB pin voltage FA5606 VVF=5V,CS=OPEN,VIS=0V 1 2 3 FB pin voltage VFB [V] 4 5 Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 10 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 Oscillation frequency vs.Junction temperature (FA5604) VFB=3.25V,VVF=5V,CS=OPEN 2.0 1.5 V ariation by temperature Fdt [ %] 1.0 0.5 0.0 -0.5 -1.0 -1.5 -2.0 -50 -25 0 25 50 75 100 Junction temperature Tj [ ℃] 125 150 300kHz 190kHz 100kHz V ariation by temperature Fdt [ %] 2.0 1.5 1.0 0.5 0.0 -0.5 -1.0 -1.5 -2.0 Oscillation frequency vs.Junction temperature(FA5606/06) VFB=3.25V,VVF=5V,CS=OPEN 100kHz 190kHz 300kHz -50 -25 0 25 50 75 100 Junction temperature Tj [ ℃] 125 150 CS current vs.CS pin voltage (Hiccup mode) FB=OPEN,VVF=0V 15 -35 -36 10 I S s ourc e c urrent I IS [ uA ] CS c urrent I c s [ uA ] -37 -38 -39 -40 -41 -42 -43 -44 -15 0 1 2 3 4 CS pin voltage VCS [V] 5 6 7 -45 0.00 IS source current vs.IS pin voltage VFB=3.25V,VVF=5V 5 0 -5 -10 0.05 0.10 IS pin voltage VIS [V] 0.15 0.20 CS pin current vs.CS pin voltage (operation mode) VFB=3.25V,VVF=5V 100 -150 IS pin threshold voltage vs.Junction temperature 80 I S pin t hres hold v oltage [ mV ] 0 1 2 3 4 CS pin voltage VCS [V] 5 6 7 CS pin c urrent I c s [ uA ] -155 60 -160 40 -165 20 -170 0 -175 -20 -180 -50 -25 0 25 50 75 100 Junction temperature Tj [ ℃] 125 150 Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 11 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 80 70 60 ON duty c y c le [ %] 50 40 30 20 10 0 0 ON duty cycle vs.FB pin voltage VVF=5V,CS=OPEN,VIS=0V FA5604 80 70 60 ON duty c y c le [ %] 50 40 30 20 10 0 -500 ON duty cycle vs.FB source current VVF=5V,CS=OPEN,VIS=0V FA5604 1 2 3 FB pin voltage VFB [V] 4 5 -400 -300 -200 FB pin source current IFB [uA] -100 0 ON duty cycle vs.FB pin voltage 80 70 60 ON duty c y c le [ %] ON dut y c y c le [ %] 50 40 30 20 10 0 0 1 2 3 FB pin voltage VFB [V] 4 5 FA5605 VVF=5V,CS=OPEN,VIS=0V 80 70 60 50 40 30 20 10 0 -500 ON duty cycle vs.FB source current FA5605 VVF=5V,CS=OPEN,VIS=0V -400 -300 -200 FB pin source current IFB [uA] -100 0 80 70 60 ON duty c y c le [ %] 50 40 30 20 10 0 0 ON duty cycle vs.FB pin voltage VVF=5V,CS=OPEN,VIS=0V FA5606 ON duty cycle vs.FB pin source current 80 70 60 ON duty c y c le [ %] 50 40 30 20 10 0 -500 FA5606 VVF=5V,CS=OPEN,VIS=0V 1 2 3 FB pin voltage VFB [V] 4 5 -400 -300 -200 FB pin source current IFB [uA] -100 0 Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 12 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 CS pin charge current vs.Junction temperature VFB=3.25V,VVF=5V 0.0 0 FB pin source current v s .F B pin voltage VVF=5V,CS=OPEN -2.5 FB pin s ourc e c urrent I FB [uA] -50 -25 0 25 50 75 100 Junction temperature Tj [ ℃] 125 150 CS pin c harge c urrent I c s [ uA ] -100 -5.0 -200 -7.5 -300 -10.0 -400 -12.5 -500 -15.0 -600 0 1 2 3 FB pin voltage VFB [V] 4 5 Low level output voltage vs.Supply voltage IOL=100mA,VFB=3.25V,VVF=5V,CS=OPEN 1.0 2.0 1.8 0.8 VCC-High lev el out put v olt age [ V] Low lev el out put v olt age VOL [ V ] 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0.0 0 5 10 15 20 25 Supply voltage VCC [V] 30 35 40 0.0 0 High level output voltage vs.Supply voltage IOH=-100mA,VFB=3.25V,VVF=5V,CS=OPEN 0.6 0.4 0.2 5 10 15 20 25 Supply voltage VCC [V] 30 35 40 Startup threshold voltage vs.Junction temperature 18.00 St art up t hres hold v oltage V CCON [V ] 17.75 17.50 17.25 17.00 16.75 16.50 16.25 16.00 -50 -25 0 25 50 75 100 Junction temperature Tj [ ℃] 125 150 S hutdown t hres hold v olt age VCCOFF [V ] 10.70 10.45 10.20 9.95 9.70 9.45 9.20 8.95 8.70 -50 Shutdown threshold voltage vs.Junction temperature -25 0 25 50 75 100 Junction temperature Tj [ ℃] 125 150 Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 13 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 Operating mode supply current vs.Supply voltage VFB=3.25V,VVF=5V,CS=OPEN,VIS=0V,No Load 2.0 Operat ing mode s upply c urrent ICCOP [ mA ] Operat ing mode s upply c urrent ICCOP [ mA ] 1.75 Operating mode supply current vs.Junction temperature VFB=3.25V,VVF=5V,CS=OPEN,VIS=0V,No Load 1.9 1.70 1.8 1.65 1.7 1.60 1.6 1.5 1.55 1.4 0 5 10 15 20 25 Supply voltage VCC [V] 30 35 40 1.50 -50 -25 0 25 50 75 100 Junction temperature Tj [ ℃] 125 150 Maximum duty cycle vs.Junction temperature VFB=3.25V,VVF=5V,CS=OPEN(Dmax) 80 70 FA5605/06 Max imum dut y c y c le [ %] 60 50 40 30 20 10 0 -50 -25 0 25 50 75 100 Junction temperature Tj [ ℃] 125 150 FA5604 Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 14 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 OFF mode supply current vs.Supply voltage VFB=0V,VVF=0V,VCS=0V,VIS=0V 8 OFF mode s upply c urrent I CCOFF [ mA ] OFF mode s upply c urrent I CCOFF [ uA ] 7 6 5 4 3 2 1 0 0 5 10 15 20 25 Supply voltage VCC [V] 30 35 40 500 450 400 350 300 250 200 150 100 50 0 8 OFF mode supply current vs.Supply voltage VFB=0V,VVF=0V,VCS=0V,VIS=0V 9 10 11 12 13 14 15 Supply voltage VCC [V] 16 17 18 Latch mode supply current vs.Supply voltage VFB=0V,VVF=0V,CS=OPEN,VIS=0V 8 Lat c h m ode s upply c urrent ICCLA T [ mA ] Lat c h mode s upply c urrent I c c LA T [ uA ] 7 6 5 4 3 2 1 0 0 5 10 15 20 25 Supply voltage VCC [V] 30 35 40 500 450 400 350 300 250 200 150 100 50 0 8 Latch mode supply current vs.Supply voltage VFB=0V,VVF=0V,CS=OPEN,VIS=0V 9 10 11 12 13 14 15 Supply voltage VCC [V] 16 17 18 Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 15 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 9. Description of each circuit (1)Oscillator A desired oscillation frequency can be set by the value of the resistor connected to the RT pin (Fig.1 recommended value is 100 kHz to 300 kHz). The built-in capacitor voltage oscillates between about 3V and 1V, with almost the same charging and discharging gradients (Fig.2). The oscillator waveform cannot be observed from the outside because the oscillator output is not pinned out. The oscillator output is connected to a PWM comparator. OSC 1 Rt=Small 3V Rt=Large RT Rt ▽ GND Fig.1 1V Fig.2 This IC has the function that reducing the power consumption by decreasing frequency at light load. It according to the value of the FB pin voltage at light load (Fig.3). When the FB pin voltage is 1V (typ.), the switching frequency decreases to about 30% down of the set frequency. When at the overload, it corrects current limiting by decreasing frequency. The minimum switching frequency is about 10% down of the set frequency. Extending only the OFF period (at light load) 3V Dmax=FA5604:46% FA5605/06:70% ON OFF OFF 1V Fig.3 As shown in Fig.4 (Fosc-VFB characteristics graph), there is a little difference at the point before the frequency is reduced. Check that this is not a problem for actual use. Because this IC adopts the frequency reduction method in which only the off period is extended, if the frequency is reduced at overload, the ON duty is also reduced, and therefore the output voltage is reduced. Consequently, the load current is reduced at the point in which it enters the drooping characteristics at overload (Fig 5). Difference Output voltage Vout Fosc The current is changed by the changed frequency. VthFBS Volpon VFB Fig.4 Output current Iout Fig.5 Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 16 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 (2)PWM comparator 1 Fig.6 shows the PWM comparator timing chart. The PWM comparator has three inputs. Oscillator output ○ is 2 3 2 3 compared with CS pin voltage ○ and FB pin voltage ○. The lower of two inputs ○ and ○ has priority and 1 compared with oscillator output ○. While the voltage is lower than the oscillator output, the PWM comparator output is high. While the voltage is higher than the oscillator output, the PWM comparator output is low. The OUT pin of the IC is controlled so that it is H at the bottom of triangular wave oscillation waveforms (Output MOSFET is ON) and L when the PWM comparator output is set to H (Output MOSFET is OFF). 2 When the IC is started up, CS pin voltage ○ controls soft start operation. The output pulse then begins to widen gradually. During normal operation, the output pulse width is determined within the maximum duty cycle 3 (FA5604:46%, FA5605/06:70%) set by FB pin voltage ○, to stabilize the output voltage. ③FB pin voltage (3.8V) ③FB pin voltage ②CS pin voltage PWM ①Oscillator output ②CS pin voltage ①Oscilator output PWM comparator output OUT pin voltage Fig.6 (3)CS pin circuit The CS pin connects to the capacitor Ccs. The CS pin voltage varies depending on the charging voltage of this capacitor Ccs (Fig.7). When the power is turned on, the constant current source (10A) begins to charge capacitor Ccs. Because of that, the CS terminal voltage gradually increases as shown in Fig.6.The CS pin voltage is connected to the PWM comparator, which is characterized to make output based on the lowest of input voltages. The device enters soft-start mode while the CS pin voltage is between 1.0V and 3.0V. During normal operation, the CS pin voltage is clamped at 3.8V by internal zener diode. If the output voltage drops due to an overload and the VF pin voltage become 3V or less, the clamp voltage 3.8V is canceled and the CS pin voltage rises. The CS pin voltage is oscillate between 3.8V and 5.7V, and determined the time ratio of OLP hiccup. Moreover, the CS pin is connected to latch comparator. If the CS pin voltage rises to 7.3V (50sec) or more, comparator toggles to turn off, thereby shutting the output down. Since the CS pin is also connected to ON/OFF comparator, this circuit can be turned off to shut the output down by dropping the CS pin voltage below 0.60V. In this way, the CS pin can be used for soft-start, overload output shutdown, external latch, ON/OFF control by varying the voltage (Fig.8). Ccs ▽ 8 OCP timer 0.75 / 0.60V ▽ 10uA CS VCC 6 15 7.3 5.7 VCS(V) 3.8 Overvoltage (Latch) Hiccup (VVF<3V) 3.8V Clamp (VVF>3V) Overload ON/OFF VF 7 OCP Latch 7.3V ▽ 3.8V FB 2 ▽ PWM OUT OSC 1 3.0 1.0 0.75/0.60 0 Soft start OFF Mode RT t Fig.8 Fig.7 Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 17 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 Further details on the above four major functions of the CS pin are given below. (i)Soft start function Fig.9 shows the soft start operation timing chart. The CS pin is connected to capacitor Ccs. When the power is turned on, the constant current source (10A) begins to charge the capacitor. As shown in the timing chart, the CS pin voltage rises slowly. The CS pin is connected to the IC internal PWM comparator, and then the comparator output pulse slowly widens to cause a soft start as shown in the timing chart. After the soft start, the CS pin voltage is clamped at 3.8V by internal zener diode. FB pin voltage Oscillator output CS pin voltage OUT pin output Fig.9 (ii)Overload shutdown function Fig. 10 shows the timing chart of the CS terminal voltage (VCS) under overload condition. To achieve intermittent operation at overvoltage, apply a voltage proportional to the output voltage to VF terminal. If the output voltage is reduced by overvoltage or the like, the VF terminal voltage is reduced. If the VF terminal voltage is 3 V or more, the CS terminal voltage is clamped at 3.8 V and perform an output drooping operation. Subsequently, when the output voltage is reduced due to overload, short circuit, or the like, and the VF terminal voltage becomes less than 3 V, the CS terminal voltage oscillates between 3.8 V and 5.7 V. Intermittent operations are performed at switch-on during the count period of 1 to 64 and at switch-off during the count period of 65 to 512 (switching period ratio: 64/448 = 1 : 7) at FA5604/06, and at switch-on during the count period of 1 to 64 and at switch-off during the count period of 65 to 1024 (switching period ratio: 64/960 = 1 : 15) at FA5605. The intermittent function is achieved by three terminals: CS, FB, and VF terminals. For the detailed description, see item (6) below. VCS VVF<3V 5.7V Type FA5604 FA5606 FA5605 Switching ON 0~64 0~64 Switching OFF 65~512 65~1024 ON:OFF 1:7 1 : 15 1 2 64 65 1024 (512) 1 2 3.8V SS 3V 1V Switching ON VVF>3V(3.8V Clamp) Switching OFF Switching ON ON/OFF Fig.10 Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 18 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 (iii)External latch function When the CS pin voltage exceeds 7.3V (50sec), the IC is stopped the switching. If the VCC voltage reduced to 9.7V (typ.) (ON threshold voltage of UVLO) or less, the latch hold mode can be released. After the latch hold mode, the CS pin voltage becomes 7.3V or less is maintained to this mode. However, it is necessary to keep supplying the consumption current 190A (VCC=14V) from input Vin through the startup resistor. When the current supplied from Vin is less than the consumption current of IC, VCC reduced to the UVLO voltage and the latch hold mode cannot be maintained. During normal operation, the CS pin voltage is clamped at 3.8V by internal zener diode. The VF pin is input to the voltage proportional to the output voltage In normal operation, the CS pin voltage is clamped at 3.8V by internal zener diode with maximum sink current 100A (max.). Therefore, to raise the CS pin voltage to 7.3V or more, 200A or a higher current needs to be supplied from the optocoupler. Set the current input to the CS pin to 2 mA or less. (iv)ON/OFF function The IC can be turned ON/OFF control via an external signal applied to the CS pin. Fig.11 shows the ON/OFF control circuit, and Fig.12 is a timing chart. The IC is turned off when the CS pin voltage is externally made to drop below 0.60V. The output enters Low voltage state. Required IC current consumption during shutdown is 185 A (Vcc=10.5V), and this current must be supplied through the start up resistor. If the supplied current from Vin is lower than the current consumption, Vcc is reduced to the UVLO voltage and the turned off state for CS pin cannot be maintained. In case of turning on operation, open the CS pin and the CS pin voltage exceeds 1.0V. So the power supply begins operation with soft-start. ON/OFF Ccs ▽ OCP timer ▽ 8 0.75 / 0.60V ▽ 10uA CS VCC 6 CS pin voltage FB pin voltage OSC output ON/OFF comparator (0.75/0.60V) (3.8V) ON/OFF VF 7 OCP Latch 7.3V ▽ 3.8V H FB 2 ▽ PWM OUT OUT pin voltage L ON Mode OFF Mode OSC 1 RT Fig.12 Fig.11 Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 19 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 (4)Overcurrent limiting circuit This circuit detects the peak value of every drain current pulse (pulse by pulse method) of the main switching MOSFET to limit the overcurrent, and the detection threshold voltage is -0.17V with respect to the ground level. Fig. 13 shows overcurrent limiting circuit, and Fig.14 is the overcurrent timing chart. The drain current of the MOSFET is converted to voltage by resistor Rs and fed to the IS pin of the IC. If the detection voltage becomes -0.17V or less, the O.C.P comparator output is high, and the RS-FF output QB to Low. The OUT of this IC becomes L level at the moment, the MOSFET is turned off to shut off the current. The flip-flop output is reset on the next cycle to turn on the output again. This operation is repeated to limit the overcurrent. If the overcurrent limiting circuit malfunctions due to noise, place an RC filter between the IS pin and MOSFET as shown in Fig. 13. (See item 6 in “Design advice”) OSC output OUT OSC output R QB S F.F 4 C R ▽ GND OUT pin voltage Rs ▼ PGND H L -0.17V ▽ IS(-) 3 IS pin voltage OCP comparator (-0.17V) Over Over Current Current detection detection O.C.P. Fig.13 Fig.14 (5)Overload protection circuit (switching frequency control by VF pin) The voltage proportional to the output voltage is input the VF pin. If the output voltage drops due to an overload and so on, the FB pin voltage rises and the VF pin voltage decreases. When the FB pin voltage exceeds 3.5V, IC is operating the OLP mode. The VF pin voltage becomes 4.2V or less, the oscillatory frequency decreases according to the voltage value. In adds to overcurrent limiting (preceding clause 4), overload protect by decreasing the oscillatory frequency (See item 5 in “Design advice”) To a voltage proportional to the output voltage, apply the OUT terminal voltage smoothed in the case of the forward circuit, or apply the VCC voltage in the case of the flyback circuit (see Fig. 15). OUT 6 VCC FA5604 VF 5 FA5605/06 R4 VF 7 7 R4 C6 R6 Flyback circuit C6 Forward circuit Fig.15 Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 20 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 (6)Overload protection circuit The IC contains an overload protection circuit (operation that switching turned ON/OFF in fixed time ratio). Fig.16 shows a timing chart at overload. During normal operation, the CS pin voltage is clamped at 3.8V by internal zener diode. The VF pin is input to the voltage proportional to the output voltage. If the output voltage drops due to an overload and so on, the FB pin voltage rises to raise the output voltage. If the FB pin voltage exceeds 3.5V, the IC toggles to overload protection (OLP) mode. The VF pin voltage decreases at the same time as output voltage. If the VF pin voltage reduced to 4.2V or less, switching frequency control is began at overload. Moreover, if the VF pin voltage becomes 3.0V or less, the clamp voltage is canceled and the capacitor Ccs, which is connected the CS pin, is charged by constant current source (10A). If the CS pin voltage rises to 5.8V or more, it toggles to discharge mode, and the capacitor is discharged by constant current source (10A). If the CS pin voltage reduced to 3.9V or less again, it toggles to charge mode, and the capacitor is charged. The CS terminal performs an oscillation operation between 3.8 V and 5.7 V by repeating the above operation. The intermittent operations are performed by counting the oscillation waveforms inside the IC and by making a setting so that the count period of 1 to 64 is the switching operation period and the count period of 65 to 512 (FA5604/06) or 65 to 1024 (FA5605) is the switching shutdown period (switching-on period: switching-off period: 64:448 = 1:7 or 64:960 = 1:15). The operation frequency during the intermittent operation is under the condition in which the frequency is reduced. OLP Mode Switching ON Switching OFF Switching ON Switching OFF A B C C OUT 3.5V FB VF 4.2V 3.0V 5.7V CS 3.8V A : Normal operation B : OLP operation (frequency contorol) C : OLP operation (frequency contorol + hiccup) Fig.16 (7)Undervoltage lockout circuit (U.V.L.O) The IC incorporates a circuit that prevents the IC from malfunctioning when the supply voltage drops. When the supply voltage is raised from 0V, the IC starts operation with VCC=17.5V (typ.). If the supply voltage drops, the output is shut down when VCC =9.7V (typ.). When the undervoltage lookout circuit operates, the output of the the OUT and CS pins go low to reset the IC. (8)Output circuit The IC contains a push-pull output stage and can directly drive the MOSFET. The absolute maximum rating of OUT pin peak current is +1.0A/-0.5A. But when using in actual circuit, the output peak current depends on the characteristics of the MOSFET, the resistance between the OUT pin and the MOSFET, supply voltage, temperature conditions. The output current causes loss of the output stage. The total loss caused by the operating current and the output current should be within the ratings in actual circuit. (See item 11 in “Design advice”) If the circuit turned off by undervoltage lockout circuit, the output of OUT pin become low level and the MOSFET is shut down. Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 21 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 10. Design advice (1)Deciding the startup circuit The connection methods of the startup circuit are as follows: connecting the starting resistor R1 before rectification (AC line) (Fig. 17); connecting the starting resistor R1 after rectification (DC line) (Fig. 18). When connecting the starting resistor before rectification, if the latch operates, a current applied to the IC from the starting resistor is stopped by stopping the AC input, and the latch can be reset in a significantly short time. On the other hand, if connecting the starting resistor after rectification, because a current is applied to the IC from the smoothing capacitor C1 of the main circuit through the starting resistor even if the AC input is stopped, it takes time to reset the latch. DB AC INPUT C1 T1 DB AC INPUT C1 T1 ▼ R1 D1 C2 6 ▼ R1 D1 C2 6 VCC VCC MOSFET ▽ FA5604/05/06 5 ▽ FA5604/05/06 5 MOSFET OUT ▼ Fig.17 Rs OUT ▼ Fig.18 Rs If it is necessary to set the startup and shutdown voltages, connect the resistor R2 between the VCC and the GND as shown in Fig. 19. When connecting only the starting resistor R1, if setting a relatively large value for the starting resistor R1, the latch release voltage is more than the starting voltage. Under this condition, if the input voltage is reduced for some reason when the latch is stopped, release of the latch and startup may be performed repeatedly. It is recommended to insert the resistor R2 between the VCC and the GND in order to avoid this phenomenon. V1 R1 D1 C2 R2 ▽ VCC 6 FA5604/05/06 GND 4 ▽ Fig.19 The following are the points for setting the starting resistance. Because the consumption current of the IC is low due to adoption of the CMOS process, it is possible to set a large value for the starting resistance. When determining the value of the starting resistance, the following three conditions shall be satisfied: (a) Start the IC when turning on the power. (b) Supply the IC consumption current at latch operation to maintain the latch condition. (c) Supply the IC consumption current during off-state of the on-off function to maintain the off-state. Note that these are the minimum conditions for using this IC and it is necessary to determine the value considering the starting time required for the setting. Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 22 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 (1-1)If the startup/shutdown voltages are not set If the startup/shutdown voltages are not set, connect only the starting resistor R1. At this time, the starting resistor R1 shall satisfy the following three relational expressions. Set a relatively small value for R1 considering the temperature characteristics and the like. (a) To supply 35 A (max) of the startup current at 19.5 V (max) of the on threshold voltage of UVLO: (Condition for startup) R1  V 1  19.5 0.035 ·········· (1) (b) To supply 230 A (max) of the IC consumption current (VCC = 10.5 V) during the latch operation: (Condition for the latch) R1  V 1  10.5 0.23 ········· (2) (c) To supply 250 A (max) of the IC consumption current (VCC = 10.5 V) during off-state of the on-off function: (Condition for on-off state) Where, R 1 : s ta r t i n g r e s i s ta n c e [ k Ω ] R1  V 1  10.5 0.25 ······ (3) If connecting the starting resistor before rectification (AC line), VIN is: V1  2  Vac  If connecting the starting resistor after rectification (DC line), VIN is: V 1  2  Vac (Vac = an effective value of the AC input voltage) Example: On the condition of startup at Vac = 80 V (VIN = 113 V) or less when connecting the starting resistor after rectification Condition for startup: R1  113  19.5 0.035 R1  2.7 M 113  10.5 0.23 R1  446 k R1  410 k Condition for maintaining the latch: R1  Condition for maintaining the off-state: R1  113  10.5 0.25 Therefore, 400kΩ or less of the starting resistance is required. In the case of R1 = 200 kΩ: The approximate starting voltage is: VIN  0.035  200  19.5  26.5V The approximate latch release voltage is: VIN  0.23  200  10.5  56.5V As shown above, the latch release voltage is more than the starting voltage. If the input voltage is reduced for some reason when the latch is stopped, startup and release of the latch are performed repeatedly. If the latch release voltage is less than the starting voltage under the above condition, the starting resistance is about 40 kΩ or less and a large loss results. If neither the latch operation nor the on-off function is not used, it is enough to satisfy only the formula (1) Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 23 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 (1-2)If the startup/shutdown voltages are set If the startup/shutdown voltages are set, connect the resistor R2 between the starting resistor R1 and the VCC-GND as shown in Fig. 19. At this time, the starting resistor R1 shall satisfy the following three relational expressions. Set a relatively small value for R1 considering the temperature characteristics and the like. (a) To supply 35 A (max) of the startup current at 19.5 V (max) of the on threshold voltage of UVLO: (Condition for startup) R1  V 1  19.5 0.035  19.5 R2 ····· (4) (b) To supply 230 A (max) of the IC consumption current (VCC = 10.5 V) during the latch operation: (Condition for the latch) R1  V 1  10.5 10.5 0.23  R2 V 1  10.5 10.5 0.25  R2 ········ (5) (c) To supply 250 A (max) of the IC consumption current (VCC = 10.5 V) during off-state of the on-off function: (Condition for on-off state) R1  ····· (6) Where, R 1 : s ta r t i n g r e s i s ta n c e [ k Ω ] If connecting the starting resistor before rectification (AC line), VIN is: V1  2  Vac  If connecting the starting resistor after rectification (DC line), VIN is: V 1  2  Vac (Vac = an effective value of the AC input voltage) Example: On the condition that R2 = 22 kΩ and the startup at Vac = 80 V (VIN = 113 V) or less when connecting the starting resistor after rectification Condition for startup: R1  113  19.5 0.035  19.5 22 R1  101k Condition for maintaining the latch: R1  113  10.5 10.5 0.23  22 113  10.5 R1  145k Condition for maintaining the off-state: R1  10.5 0.25  22 R1  141k Th e r e f o r e , 1 0 1 k Ω o r l e s s o f t h e s ta r t i n g r e s i s ta n c e i s r e q u i r e d . In the case of R1 = 100 kΩ: The approximate starting voltage is: VIN  R1   0.035    19.5  19.5     19.5  100   0.035  22   19.5  112V R2    10.5  10.5     10.5  100   0.23  22   10.5  81.2V R2    The approximate latch release voltage is: VIN  R1   0.23    As shown above, the condition that the latch release voltage is less than the starting voltage is satisfied. If neither the latch operation nor the on-off function is not used, it is enough to satisfy only the formula (4). Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 24 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 (2)Determining the VCC capacitor value To properly start the power supply, a certain value is required for the value is required for the capacitor connected to the VCC pin. Fig.20 shows the VCC voltage at startup when a proper value is given to the capacitor. When the input power is turned on, the capacitor connected to the VCC pin is charged via the startup resistor and the voltage increases. The IC is then in standby start and almost no current is consumed. (ICC < 2 A) Thereafter, VCC reaches the OFF threshold voltage of UVLO (VCCON) and the IC begins operation. When the IC begins operation to make output, the IC operates based on the voltage from the auxiliary winding. When the IC is just starting up, however, it takes time for the voltage from the auxiliary winding to rise enough, and VCC drops during this period. Determine the VCC capacitor value so that VCC will not drop down to the ON threshold voltage of UVLO (VCCOFF) during this period. When the VCC capacitor is too small, VCC will drop down to the ON threshold voltage of UVLO before the auxiliary winding to rise. It becomes impossible to startup the power supply as VCC repeats the top and bottom between the VCCOFF and VCCON in this case (Fig.21). VCC VCC ON VCC OFF VCC voltage at startup With a adequate capacitor VCC VCC ON VCC OFF VCC voltage at startup With a inadequate capacitor VCC must not Drop to VCCOFF Auxiliary Winding voltage time Fig.20 Fig.21 time (3)The startup period In the case of the circuit in Fig. 22 (R1: starting resistance), the starting time Tst [ms] until the IC is started after the power is turned on is determined by the following approximate formula: Tst  C 2  R1  ln 1    17.5  V1   ···················(7) In the case of the circuit in Fig. 23, the starting time Tst [ms] until the IC is started after the power is turned on is determined by the following approximate equation: Tst  C 2  R 0  ln 1      Vvcc  17.5 ···················(8) R0  R1  R 2 R1  R 2 Vvcc  R2 V1 R1  R 2  2  Vac     (If the starting resistor is before rectification)          (9)  V1     2  Vac     (If the starting resistor is afte rectification)              (10)  W here, R1: starting resistanc e [kΩ], C2: the capacitor between the VCC and the GND [u F], Vac: an effecti ve value of the AC input voltage [V] R1 R1 D1 C2 ▽ D1 C2 R2 ▽ VCC VCC 6 6 FA5604/05/05 FA5604/05/06 Fig.22 Fig.23 The above formulas are intended for approximate calculation of the starting time. Please note that the calculation results may not actually be the same as measured values because of the startup current or the like. Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 25 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 To shorten the startup period, the capacitor C2 or resistor R1 should be decreased. But in some case, such as when the load current of the power supply is changed rapidly, you may want to prolong the hold time of the VCC voltage over the VCC the OFF threshold. In this case, the capacitor C2 cannot be decreased and the resistor R1 should be decreased. But loss of the resistor R1 increases. In such case, the circuit shown in Fig.24 and Fig.25 is effective to shorten startup period without increasing the loss of the resistor R1. The capacitor C2 is decreased to shorten the startup period and, after the IC startup, VCC voltage supplied from C3 to prolong the hold time of the VCC voltage. The startup period of this circuit also is approximately given by the expression in (7) and (8). R1 D1 C2 ▽ Fig.24 D2 C3 R1 D1 C2 R2 ▽ Fig.25 D2 C3 VCC 6 VCC 6 FA5604/05/06 FA5604/05/06 (4)Feedback pin circuit Fig.26 shows an example of connection in which a feedback signal is input to the FB pin. If this circuit causes power supply instability, connect R3 and C4 as shown in Fig.26 to decrease the frequency gain. Set R3 between several 10Ω to se veral kΩ an d C4 between seve ral 1000pF to 1 F. In noise is applied to the FB pin, the output pulses may be lacked or disturbed. In this case, connect a capacitor C5 as shown in Fig.26 to suppress the noise applied to the FB pin. Set the capacitor of C5 less than 1/10 of capacitance of C4 and connect C5 as near the IC as possible. 5 FA5604/05/06 OUT ▼ GND 4 2 Rs ▽ FB C5 PC1 ▽ Fig.26 R3 ▽ C4 Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 26 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 (5)The correct overcurrent limiting protection The output power at overvoltage is limited by the overcurrent limiting function of the IC. However, in general, the characteristics that the voltage is reduced while the current is increased is shown as indicated in “(1) Not corrected” in Fig. 27. For this IC, as shown in Fig. 28, it is possible to correct the overcurrent limit in order to obtain the output characteristics like (2) by smoothing the OUT terminal voltage by R4 and C6 and apply it to the VF terminal for the forward circuit, or by applying the VCC voltage to the VF terminal for the flyback circuit. In addition, it is possible to obtain the output characteristics like (3) by adding R5 and D3 to correct it VCC Output voltage OUT 6 (1)Without correction FA5604 5 VF FA5605/06 D3 VF 7 7 R4 R5 R4 C6 R6 (3)With correction (+R5,D3) (2)With correction C6 Output current Fig.27 Fig.28 Note that if correcting the drooping characteristics at the power supply for which a hiccup operation is used, the power supply may not start because a hiccup operation is started at the startup depending on the CS terminal capacity (soft start) and the drooping correction constant (Fig. 29). If the power supply starts normally Fig.29 If the power supply cannot starts normally Because this IC adopts the frequency reduction method in which only the off period is extended, if the frequency is reduced at overload, the ON duty is also reduced, and therefore the output voltage is reduced. Consequently, the load current is reduced at the point in which it enters the drooping characteristics at overload (see Fig. 5 on p. 16). Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 27 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 (6)Preventing malfunction caused by noise Noise applied to each pin may cause malfunction of the IC. If noise causes malfunction, see the notes summarized below and confirm in actual circuit to prevent malfunction. 1 ○The IS pin for overcurrent limiting function detects the MOSFET current converted to the voltage. The parasitic capacitor and inductor of the MOSFET, transformer, wiring, etc. cause a noise in switching operation. If this switching noise causes a malfunction of overcurrent limiting function, insert the RC filter into IS pin as shown in Fig.13. Connect this capacitor as near the IC as possible to suppress noise effectively. 2 ○If noise is applied to the FB pin, the output pulses may be disturbed. In this case, see .item (4) in Design advice. 3 ○Relatively large noise may occur at the VCC pin because large current flows from VCC pin to drive the MOSFET. Then noise may cause malfunction of the IC. In addition, the IC may stop operation when VCC voltage drops below the off threshold voltage by noise. Mind that capacitance and characteristics of the capacitor connected between VCC and GND pin not to allow the large noise at the VCC pin. To prevent malfunction, connect several 10F electrolytic capacitor and about 0.1 F ceramic capacitor as near the IC as possible to suppress noise effective (Connect the ceramic capacitor nearer the IC than the electrolytic capacitor by priority). 4 ○RT terminal may cause a malfunction. It is recommended to install a capacitor of about 100 pF between the RT terminal and the GND. The line regulation may also be improved by this measure. (7)Preventing malfunction caused by negative voltage applied ton a pin When large negative voltage is applied to each IC pin, a parasitic element in the IC may operate and cause malfunction. Be careful not allow the voltage applied to each pin to drop below -0.3V. Especially for the OUT pin, voltage oscillation caused after the MOSFET turns off may be applied to the OUT pin via the parasitic capacitance of the MOSFET, causing the negative voltage to be applied to the OUT pin. If the voltage falls below -0.3V, add a Schottky diode between the OUT pin and the ground as shown in Fig.30. The forward voltage of the Schottky diode can suppress the voltage applied to the OUT pin. Use the low forward voltage of the Schottky diode. Similarly, be careful not to cause the voltages at other pins fall below -0.3V. OUT FA5604/05/06 5 4 GND Fig.30 SBD ▽ (8)Gate circuit configuration To adjust switching speeds or prevent oscillation at gate terminals, resistors are normally inserted between the power MOSFET gate terminal to be driven and the OUT pin of the IC. You may prefer to decide on the drive current independently, to turn the MOSFET on and off. If so, connect the MOSFET gate terminal to the OUT pin of the IC as shown in Fig.31. In this circuit, Rg1 and Rg2 restrict the current when the MOSFET is turned on, and only Rg1 restricts the current when it is turned off. Rg1 Rg2 FA5604/05/06 5 OUT Fig.31 Fuji Electric Co., Ltd. AN-033E Rev.1.2 April-2011 28 http://www.fujielectric.co.jp/products/semiconductor/ FA5604/5605/5606 (9)External latch (overvoltage protection on secondary side) Fig.32 shows the overvoltage shutdown circuit based on the signal from the secondary side. The optocoupler output transistor is connected between the CS and VCC pins. When the output voltage is put in the overvoltage state, the optocoupler output transistor goes on to raise the CS pin voltage via resistor R2. When the CS pin voltage exceeds the reference voltage (7.3V) of internal comparator, the IC enters the OFF latch mode and shuts the output down. The IC consumes current 190A (typ.) (VCC=14V) in latch mode. This circuit must be supplied via startup resistor R1.The overvoltage protection circuit can be reset by lowering the supply voltage VCC to below 9.7V or forcing the CS pin voltage below 7.3V. In normal operation, the CS pin voltage is clamped by the 3.8V zener diode with maximum sink current 100 A (max.). Therefore, to raise the CS pin voltage to 7.3V or more, 200A or a higher current needs to be supplied from the optocoupler. Set the current input to the CS pin to 2mA or less. Vin C1 ▼ PGND Vout R1 R2 PC Cs C2 ▽ VCC 6 ▽ 8 CS FA5604 4 GND ▽ Fig.32 (10)Not used the overload shutdown function As explained by pre-block (6), the clamp CS pin voltage (3.8V) is canceled at overload (VFB>3.5V, VVF
FA5606 价格&库存

很抱歉,暂时无法提供与“FA5606”相匹配的价格&库存,您可以联系我们找货

免费人工找货