MB90341CES

FUJITSU SEMICONDUCTOR DATA SHEET DS07-13747-2E 16-bit Microcontroller CMOS F2MC-16LX MB90340E Series MB90341E(S)/341CE(S)/342E(S)/342CE(S)/F342E(S)/F342CE(S)/F343E(S)/F343CE(S)/F345E(S)/ MB90F345CE(S)/346E(S)/346CE(S)/F346E(S)/F346CE(S)/347E(S)/347CE(S)/F347E(S)/F347CE(S)/ MB90348E(S)/348CE(S)/349E(S)/349CE(S)/F349E(S)/F349CE(S)/V340E-101/V340E-102 ■ DESCRIPTION The MB90340E series with up to 2 FULL-CAN* interfaces is especially designed for automotive and other industrial applications. Its main feature are the on-board CAN Interfaces, which conform to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach. The power to the MCU core (3 V) is supplied by a built-in regulator circuit, giving these microcontrollers superior performance in terms of power consumption and tolerance to EMI. * : Controller Area Network (CAN) - License of Robert Bosch GmbH Note : F2MC is the abbreviation of FUJITSU Flexible Microcontroller. Be sure to refer to the “Check Sheet” for the latest cautions on development. “Check Sheet” is seen at the following support page URL : http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html “Check Sheet” lists the minimal requirement items to be checked to prevent problems beforehand in system development. Copyright©2006-2007 FUJITSU LIMITED All rights reserved MB90340E Series ■ FEATURES • CPU • Instruction system best suited to controller - Wide choice of data types (bit, byte, word, and long word) - Wide choice of addressing modes (23 types) - Enhanced functionality with signed multiply and divide instructions and the RETI instruction - Enhanced high-precision computing with 32-bit accumulator • Instruction system compatible with high-level language (C language) and multitask - Employing system stack pointer - Various enhanced pointer indirect instructions - Barrel shift instructions • Increased processing speed - 4-byte instruction queue • Serial interface • UART (LIN/SCI) : up to 4 channels - Equipped with full-duplex double buffer - Clock-asynchronous or clock-synchronous serial transmission is available • I2C interface* : up to 2 channels (only for devices with a C suffix in the part number) - Up to 400 kbps transfer rate • Interrupt controller • Powerful 8-level, 34-condition interrupt feature • Up to 16 external interrupts are supported • Automatic data transfer function independent of CPU - Expanded intelligent I/O service function (EI2OS) : up to 16 channels • I/O ports • General-purpose input/output port (CMOS output) - 80 ports (for devices without an S suffix in the part number - i.e. devices that support the sub clock) - 82 ports (for devices with an S suffix in the part number - i.e. devices that do not support the sub clock) • 8/10-bit A/D converter • 16 channels (only for devices without a C suffix in the part number) • 24 channels (only for devices with a C suffix in the part number) • Resolution is selectable between 8-bit and 10-bit. • Activation by external trigger input is allowed. • Conversion time : 3 µs (at 24 MHz machine clock, including sampling time) • Program patch function • Detects address matches against 6 address pointers • Timer • Time-base timer, watch timer, watchdog timer : 1 channel • 8/16-bit PPG timer : 8-bit × 16 channels, or 16-bit × 8 channels • 16-bit reload timer : 4 channels • 16-bit input/output timer - 16-bit free-run timer : 2 channels (FRT0 : ICU 0/1/2/3, OCU 0/1/2/3, FRT1 : ICU 4/5/6/7, OCU 4/5/6/7) - 16-bit input capture: (ICU): 8 channels - 16-bit output compare: (OCU): 8 channels (Continued) 2 MB90340E Series (Continued) • Full-CAN controller • Up to 2 channels • Compliant with Ver2.0A and Ver2.0B CAN specifications • 16 built-in message buffers • CAN wake-up function • Low power consumption (standby) mode • Sleep mode (a mode that halts CPU operating clock) • Timebase timer mode (a mode where only the oscillation clock, sub clock, timebase timer and watch timer operate) • Watch mode (a mode that operates sub clock and clock timer only) • Stop mode (a mode that stops oscillation clock and sub clock) • CPU intermittent operation mode • Clock modulation circuit • Technology • CMOS technology * : I2C license : Purchase of Fujitsu I2C components conveys a license under the Philips I2C Patent Rights to use, these components in an I2C system provided that the system conforms to the I2C Standard Specification as defined by Philips. 3 MB90340E Series ■ PRODUCT LINEUP Part Number MB90V340E-101, MB90V340E-102 MB90F342E(S), MB90F342CE(S), MB90F343E(S), MB90F343CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S) MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S) Parameter Type CPU System clock Evaluation products Flash memory products F MC-16LX CPU 2 MASK ROM products On-chip PLL clock multiplier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stops) Minimum instruction execution time : 42 ns (4 MHz osc. PLL × 6) 256 Kbytes : 512 Kbytes : MB90F345E(S), MB90F345CE(S) 384 Kbytes : MB90F343E(S), MB90F343CE(S) 256 Kbytes : MB90F342E(S), MB90F342CE(S), MB90F349E(S), MB90F349CE(S) 128 Kbytes : MB90F347E(S), MB90F347CE(S) 64 Kbytes : MB90F346E(S), MB90F346CE(S) 20 Kbytes : MB90F343E(S), MB90F343CE(S), MB90F345E(S), MB90F345CE(S) 16 Kbytes : MB90F342E(S), MB90F342CE(S), MB90F349E(S), MB90F349CE(S) 6 Kbytes : MB90F347E(S), MB90F347CE(S) 2 Kbytes : MB90F346E(S), MB90F346CE(S) MB90342E(S), MB90342CE(S), MB90349E(S), MB90349CE(S) 128 Kbytes : MB90341E(S), MB90341CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S) 64 Kbytes : MB90346E(S), MB90346CE(S) ROM External RAM 30 Kbytes 16 Kbytes : MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S) 6 Kbytes : MB90347E(S), MB90347CE(S) 2 Kbytes : MB90346E(S), MB90346CE(S) Emulator-specific power supply*1 Technology Operating voltage range Temperature range Package Yes ⎯ 0.35 µm CMOS with 0.35 µm CMOS with built-in power supply regulator + regulator for built-in Flash memory with Charge pump for programming voltage power supply 5 V ± 10% ⎯ PGA-299 5 channels 3.5 V to 5.5 V : When normal operating (not using A/D converter) 4.0 V to 5.5 V : When using the A/D converter/Flash programming 4.5 V to 5.5 V : When using the external bus −40 °C to +105 °C QFP-100, LQFP-100 4 channels UART Wide range of baud rate settings using a dedicated reload timer Special synchronous options for adapting to different synchronous serial protocols LIN functionality working either as master or slave LIN device 2 channels Devices with a C suffix in the part number : 2 channels Devices without a C suffix in the part number : ⎯ (Continued) I2C (400 kbps) 4 MB90340E Series Part Number MB90V340E-101, MB90V340E-102 Parameter 24 input channels A/D Converter MB90F342E(S), MB90F342CE(S), MB90F343E(S), MB90F343CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S) MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S) Devices with a C suffix in the part number : 24 channels Devices without a C suffix in the part number : 16 channels 10-bit or 8-bit resolution Conversion time : Min 3 µs include sample time (per one channel) 16-bit Reload Timer Operation clock frequency : fsys/21, fsys/23, fsys/25 (fsys = Machine clock frequency) Supports External Event Count function (4 channels) Generates an interrupt signal on overflow Supports Timer Clear when the output compare finds a match Operation clock freq. : fsys, fsys/21, fsys/22, fsys/23, fsys/24, fsys/25, fsys/26, fsys/27 (fsys = Machine clock freq.) I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1/2/3, OCU 0/1/2/3 I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7 Generates an interrupt signal when one of the 16-bit I/O timer matches the output compare register A pair of compare registers can be used to generate an output signal. 16-bit I/O Timer (2 channels) 16-bit Output Compare (8 channels) 16-bit Input Capture Rising edge, falling edge or rising & falling edge sensitive (8 channels) Signals an interrupt upon external event 8 channels (16-bit) /16 channels (8-bit) Sixteen 8-bit reload counters Sixteen 8-bit reload registers for L pulse width Sixteen 8-bit reload registers for H pulse width Supports 8-bit and 16-bit operation modes A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler plus 8-bit reload counter Operating clock freq. : fsys, fsys/21, fsys/22, fsys/23, fsys/24 or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency) 2 channels : MB90F342E(S), MB90F342CE(S), MB90F343E(S), MB90F343CE(S), MB90F345E(S), MB90F345CE(S) 1 channel : MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S) 2 channels : MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S) 1 channel : MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S) 8/16-bit Programmable Pulse Generator 3 channels CAN Interface Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission in response to Remote Frames Prioritized 16 message buffers for data and ID’s Supports multiple messages Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps (Continued) 5 MB90340E Series (Continued) Part Number MB90V340E-101, MB90V340E-102 Parameter External Interrupt (16 channels) D/A Converter MB90F342E(S), MB90F342CE(S), MB90F343E(S), MB90F343CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S) MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S) Can be used rising edge, falling edge, starting up by H/L level input, external interrupt, expanded intelligent I/O services (EI2OS) and DMA 2 channels ⎯ Devices with sub clock : devices without an S suffix in the part number Devices without sub clock : devices with an S suffix in the part number Sub clock Only for (maximum 100 kHz) MB90V340E-102 I/O Ports Virtually all external pins can be used as general purpose I/O port All ports are push-pull outputs Bit-wise settable as input/output or peripheral signal Can be configured 8 as CMOS schmitt trigger/ automotive inputs (in blocks of 8 pins) TTL input level settable for external bus (32-pin only for external bus) Supports automatic programming, Embedded AlgorithmTM*2 Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles : 10000 cycles Data retention time : 20 years Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (except for MB90F346E(S) and MB90F346CE (S) ) Flash Memory ⎯ *1 : It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual for details. *2 : Embedded Algorithm is a trade mark of Advanced Micro Devices Inc. 6 MB90340E Series ■ PIN ASSIGNMENTS • MB90341E(S), MB90342E(S), MB90F342E(S), MB90F343E(S), MB90F345E(S), MB90346E(S), MB90F346E(S), MB90347E(S), MB90F347E(S), MB90348E(S), MB90349E(S), MB90F349E(S) (TOP VIEW) P03/AD03/INT11 P02/AD02/INT10 P01/AD01/INT9 P00/AD00/INT8 PA1/TX0 PA0/RX0/INT8R P97/OUT3 P96/OUT2 P95/OUT1 P94/OUT0 P93/PPG7(6) P92/PPG5(4) P91/PPG3(2) P90/PPG1(0) Vss Vcc P87/SCK1 P86/SOT1 P85/SIN1 P84/SCK0/INT15R P83/SOT0/TOT2 P82/SIN0/TIN2/INT14R P81/TOT0/CKOT/INT13R P80/TIN0/ADTG/INT12R P77/INT7 P76/INT6 P04/AD04/INT12 P05/AD05/INT13 P06/AD06/INT14 P07/AD07/INT15 P10/AD08/TIN1 P11/AD09/TOT1 P12/AD10/SIN3/INT11R P13/AD11/SOT3 P14/AD12/SCK3 Vcc Vss X1 X0 P15/AD13 P16/AD14 P17/AD15 P20/A16/PPG9(8) P21/A17/PPGB(A) P22/A18/PPGD(C) P23/A19/PPGF(E) 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 81 49 82 48 83 84 47 85 46 86 45 44 87 88 43 QFP - 100 89 42 90 41 91 40 39 92 93 38 94 37 95 36 96 35 34 97 98 33 32 99 100 31 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 P24/A20/IN0 P25/A21/IN1 P26/A22/IN2 P27/A23/IN3 P30/ALE/IN4 P31/RD/IN5 P32/WRLX/WRX/INT10R P33/WRH P36/RDY/OUT6 P37/CLK/OUT7 P40/X0A * P41/X1A * Vcc Vss C P42/IN6/RX1/INT9R P43/IN7/TX1 P44/FRCK0 P45/FRCK1 P46 P47 P50/AN8/SIN2 P51/AN9/SOT2 P52/AN10/SCK2 P53/AN11/TIN3 P54/AN12/TOT3 P55/AN13 P56/AN14 P34/HRQ/OUT4 P35/HAK/OUT5 RST MD0 MD1 MD2 P75/INT5 P74/INT4 P73/INT3 P72/INT2 P71/INT1 P70/INT0 Vss P67/AN7/PPGE(F) P66/AN6/PPGC(D) P65/AN5/PPGA(B) P64/AN4/PPG8(9) P63/AN3/PPG6(7) P62/AN2/PPG4(5) P61/AN1/PPG2(3) P60/AN0/PPG0(1) AVss AVRL AVRH AVcc P57/AN15 (FPT-100P-M06) * : X0A, X1A : devices without an S suffix in the part number P40, P41 : devices with an S suffix in the part number (Continued) 7 MB90340E Series (Continued) (TOP VIEW) P81/TOT0/CKOT/INT13R P80/TIN0/ADTG/INT12R P77/INT7 P76/INT6 P00/AD00/INT8 PA1/TX0 PA0/RX0/INT8R P97/OUT3 P96/OUT2 P95/OUT1 P94/OUT0 P93/PPG7(6) P92/PPG5(4) P91/PPG3(2) P90/PPG1(0) Vss Vcc P87/SCK1 P86/SOT1 P85/SIN1 P84/SCK0/INT15R P83/SOT0/TOT2 P82/SIN0/TIN2/INT14R P01/AD01/INT9 P02/AD02/INT10 P03/AD03/INT11 P04/AD04/INT12 P05/AD05/INT13 P06/AD06/INT14 P07/AD07/INT15 P10/AD08/TIN1 P11/AD09/TOT1 P12/AD10/SIN3/INT11R P13/AD11/SOT3 P14/AD12/SCK3 Vcc Vss X1 X0 P15/AD13 P16/AD14 P17/AD15 P20/A16/PPG9(8) P21/A17/PPGB(A) P22/A18/PPGD(C) P23/A19/PPGF(E) P24/A20/IN0 P25/A21/IN1 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 76 50 49 77 48 78 47 79 80 46 81 45 82 44 83 43 84 42 85 41 86 40 87 39 LQFP - 100 88 38 89 37 90 36 91 35 92 34 93 33 94 32 95 31 96 30 97 29 98 28 99 27 100 26 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 P26/A22/IN2 P27/A23/IN3 P30/ALE/IN4 P31/RD/IN5 P32/WRL/WR/INT10R P33/WRH P34/HRQ/OUT4 P35/HAK/OUT5 P36/RDY/OUT6 P37/CLK/OUT7 P40/X0A* P41/X1A* Vcc Vss C P42/IN6/RX1/INT9R P43/IN7/TX1 P44/FRCK0 P45/FRCK1 P46 P47 P50/AN8/SIN2 P51/AN9/SOT2 P52/AN10/SCK2 P53/AN11/TIN3 RST MD0 MD1 MD2 P75/INT5 P74/INT4 P73/INT3 P72/INT2 P71/INT1 P70/INT0 Vss P67/AN7/PPGE(F) P66/AN6/PPGC(D) P65/AN5/PPGA(B) P64/AN4/PPG8(9) P63/AN3/PPG6(7) P62/AN2/PPG4(5) P61/AN1/PPG2(3) P60/AN0/PPG0(1) AVss AVRL AVRH AVcc P57/AN15 P56/AN14 P55/AN13 P54/AN12/TOT3 (FPT-100P-M05) * : X0A, X1A : devices without an S suffix in the part number P40, P41 : devices with an S suffix in the part number 8 MB90340E Series • MB90341CE(S), MB90342CE(S), MB90F342CE(S), MB90F343CE(S), MB90F345CE(S), MB90346CE(S), MB90F346CE(S), MB90347CE(S), MB90F347CE(S), MB90348CE(S), MB90349CE(S), MB90F349CE(S) (TOP VIEW) P03/AD03/INT11 P02/AD02/INT10 P01/AD01/INT9 P00/AD00/INT8 PA1/TX0 PA0/RX0/INT8R P97/OUT3 P96/OUT2 P95/OUT1 P94/OUT0 P93/PPG7(6) P92/PPG5(4) P91/PPG3(2) P90/PPG1(0) Vss Vcc P87/SCK1 P86/SOT1 P85/SIN1 P84/SCK0/INT15R P83/SOT0/TOT2 P82/SIN0/TIN2/INT14R P81/TOT0/CKOT/INT13R P80/TIN0/ADTG/INT12R P77/AN23/INT7 P76/AN22/INT6 MD0 MD1 P04/AD04/INT12 P05/AD05/INT13 P06/AD06/INT14 P07/AD07/INT15 P10/AD08/TIN1 P11/AD09/TOT1 P12/AD10/SIN3/INT11R P13/AD11/SOT3 P14/AD12/SCK3 Vcc Vss X1 X0 P15/AD13 P16/AD14 P17/AD15 P20/A16/PPG9(8) P21/A17/PPGB(A) P22/A18/PPGD(C) P23/A19/PPGF(E) 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 81 50 82 49 83 48 84 47 85 46 86 45 87 44 88 43 89 42 QFP - 100 90 41 91 40 92 39 93 38 94 37 95 36 96 35 97 34 98 33 99 32 100 31 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 P31/RD/IN5 P32/WRL/WR/INT10R P35/HAK/OUT5 P36/RDY/OUT6 P37/CLK/OUT7 P40/X0A* P41/X1A* Vcc Vss C P42/IN6/RX1/INT9R P43/IN7/TX1 P44/SDA0/FRCK0 P45/SCL0/FRCK1 P46/SDA1 P47/SCL1 P50/AN8/SIN2 P51/AN9/SOT2 P52/AN10/SCK2 P53/AN11/TIN3 P54/AN12/TOT3 P55/AN13 P56/AN14 P24/A20/IN0 P25/A21/IN1 P26/A22/IN2 P27/A23/IN3 P30/ALE/IN4 P33/WRH P34/HRQ/OUT4 MD2 RST P75/AN21/INT5 P74/AN20/INT4 P73/AN19/INT3 P72/AN18/INT2 P71/AN17/INT1 P70/AN16/INT0 Vss P67/AN7/PPGE(F) P66/AN6/PPGC(D) P65/AN5/PPGA(B) P64/AN4/PPG8(9) P63/AN3/PPG6(7) P62/AN2/PPG4(5) P61/AN1/PPG2(3) P60/AN0/PPG0(1) AVss AVRL AVRH AVcc P57/AN15 (FPT-100P-M06) * : X0A, X1A : devices without an S suffix in the part number P40, P41 : devices with an S suffix in the part number (Continued) 9 MB90340E Series (Continued) (TOP VIEW) P81/TOT0/CKOT/INT13R P80/TIN0/ADTG/INT12R P77/AN23/INT7 P76/AN22/INT6 P00/AD00/INT8 PA1/TX0 PA0/RX0/INT8R P97/OUT3 P96/OUT2 P95/OUT1 P94/OUT0 P93/PPG7(6) P92/PPG5(4) P91/PPG3(2) P90/PPG1(0) Vss Vcc P87/SCK1 P86/SOT1 P85/SIN1 P84/SCK0/INT15R P83/SOT0/TOT2 P82/SIN0/TIN2/INT14R P01/AD01/INT9 P02/AD02/INT10 P03/AD03/INT11 P04/AD04/INT12 P05/AD05/INT13 P06/AD06/INT14 P07/AD07/INT15 P10/AD08/TIN1 P11/AD09/TOT1 P12/AD10/SIN3/INT11R P13/AD11/SOT3 P14/AD12/SCK3 Vcc Vss X1 X0 P15/AD13 P16/AD14 P17/AD15 P20/A16/PPG9(8) P21/A17/PPGB(A) P22/A18/PPGD(C) P23/A19/PPGF(E) P24/A20/IN0 P25/A21/IN1 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 76 50 77 49 78 48 47 79 46 80 45 81 44 82 43 83 42 84 41 85 40 86 39 87 LQFP - 100 38 88 37 89 36 90 35 91 34 92 33 93 32 94 31 95 30 96 29 97 98 28 99 27 100 26 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 P31/RD/IN5 P32/WRL/WR/INT10R P35/HAK/OUT5 P36/RDY/OUT6 P37/CLK/OUT7 P40/X0A* P41/X1A* Vcc Vss C P42/IN6/RX1/INT9R P43/IN7/TX1 P44/SDA0/FRCK0 P45/SCL0/FRCK1 P46/SDA1 P47/SCL1 P50/AN8/SIN2 P51/AN9/SOT2 P52/AN10/SCK2 P53/AN11/TIN3 P26/A22/IN2 P27/A23/IN3 P30/ALE/IN4 P33/WRH P34/HRQ/OUT4 MD0 RST MD1 MD2 P75/AN21/INT5 P74/AN20/INT4 P73/AN19/INT3 P72/AN18/INT2 P71/AN17/INT1 P70/AN16/INT0 Vss P67/AN7/PPGE(F) P66/AN6/PPGC(D) P65/AN5/PPGA(B) P64/AN4/PPG8(9) P63/AN3/PPG6(7) P62/AN2/PPG4(5) P61/AN1/PPG2(3) P60/AN0/PPG0(1) AVss AVRL AVRH AVcc P57/AN15 P56/AN14 P55/AN13 P54/AN12/TOT3 (FPT-100P-M05) * : X0A, X1A : devices without an S suffix in the part number P40, P41 : devices with an S suffix in the part number 10 MB90340E Series ■ PIN DESCRIPTION Pin No. QFP100*1 LQFP100*2 Pin name I/O Circuit type*3 Function General purpose I/O pins. The register can be set to select whether to use a pull-up resistor.In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1. G A20 to A23 IN0 to IN3 P30 5 3 ALE IN4 P31 6 4 RD IN5 P32 G G Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A20 to A23). Trigger input pins for input captures. General purpose I/O pin.The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. Address latch enable output pin. This function is enabled when the external bus is enabled. Trigger input pin for input capture. General purpose I/O pin.The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. External read strobe output pin. This function is enabled when the external bus is enabled. Trigger input pin for input capture. General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in singlechip mode or when the WR/WRL pin output is disabled. G WR / WRL Write strobe output pin for the external data bus. This function is enabled when both the external bus and the WR/WRL pin output are enabled. WRL is used to write-strobe 8 lower bits of the data bus in 16-bit access while WR is used to write-strobe 8 bits of the data bus in 8-bit access. External interrupt request input pin. General purpose I/O pin. The register can be set to select whether to use a pull-up resistor.This function is enabled either in singlechip mode or when the WRH pin output is disabled. G WRH Write strobe output pin for the upper 8 bits of the external data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled. (Continued) P24 to P27 1 to 4 99 to 2 7 5 INT10R P33 8 6 11 MB90340E Series Pin No. QFP100*1 LQFP100*2 Pin name I/O Circuit type*3 Function General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled. P34 9 7 HRQ OUT4 P35 10 8 HAK OUT5 P36 11 9 RDY OUT6 P37 12 10 CLK OUT7 P40, P41 13, 14 11, 12 X0A , X1A 15 16 17 13 14 15 VCC VSS C P42 IN6 18 16 RX1 INT9R F B ⎯ ⎯ K F G G G G Hold request input pin. This function is enabled when both the external bus and the hold function are enabled. Waveform output pin for output compare. General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled. Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled. Waveform output pin for output compare. General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the external ready function is disabled. External ready input pin. This function is enabled when both the external bus and the external ready function are enabled. Waveform output pin for output compare. General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the clock output is disabled. Clock output pin. This function is enabled when both the external bus and clock output are enabled. Waveform output pin for output compare OCU7 General purpose I/O pins. (devices with an S suffix in the part number and or MB90V340E-101) Oscillation pins for sub clock (devices without an S suffix in the part number and or MB90V340E-102) Power (3.5 V to 5.5 V) input pin GND pin This is the power supply stabilization capacitor This pin should be connected to a ceramic capacitor with a capacitance greater than or equal to 0.1 µF. General purpose I/O pin. Trigger input pin for input capture. RX input pin for CAN1 Interface (MB90341E/342E/F342E/F343E/F345E only) External interrupt request input pin (Continued) 12 MB90340E Series Pin No. QFP100*1 LQFP100*2 Pin name P43 19 17 IN7 TX1 P44 20 18 SDA0 FRCK0 P45 21 19 SCL0 FRCK1 P46 22 20 SDA1 P47 23 21 SCL1 P50 24 22 AN8 SIN2 P51 25 23 AN9 SOT2 P52 26 24 AN10 SCK2 P53 27 25 AN11 TIN3 P54 28 26 AN12 TOT3 29 30, 31 32 27 28, 29 30 P55 AN13 P56, P57 AN14, AN15 AVCC I/O Circuit type*3 General purpose I/O pin. F Function Trigger input pin for input capture. TX Output pin for CAN1 (MB90341E/342E/F342E/F343E/F345E only) General purpose I/O pin. Serial data I/O pin for I2C (devices with a C suffix in the part number) Input pin for the 16-bit I/O Timer 0 General purpose I/O pin. Serial clock I/O pin for I2C (devices with a C suffix in the part number) Input pin for the 16-bit I/O Timer General purpose I/O pin. H H H Serial data I/O pin for I2C (devices with a C suffix in the part number) General purpose I/O pin. Serial clock I/O pin for I2C (devices with a C suffix in the part number) General purpose I/O pin. Analog input pin for the A/D converter Serial data input pin for UART2 General purpose I/O pin. H O I Analog input pin for the A/D converter Serial data output pin for UART2 General purpose I/O pin. I Analog input pin for the A/D converter Clock I/O pin for UART2 General purpose I/O pin. I Analog input pin for the A/D converter Event input pin for the reload timer General purpose I/O pin. I Analog input pin for the A/D converter Output pin for the reload timer General purpose I/O pin. Analog input pin for the A/D converter General purpose I/O pins. Analog input pins for the A/D converter Analog power input pin for the A/D Converter (Continued) 13 I J K MB90340E Series Pin No. QFP100*1 LQFP100*2 33 34 35 31 32 33 Pin name I/O Circuit type*3 L K K Function Reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AVCC. Lower reference voltage input pin for the A/D Converter Analog GND pin for the A/D Converter General purpose I/O pins. Analog input pins for the A/D converter Output pins for PPGs AVRH AVRL AVSS P60 to P67 AN0 to AN7 PPG0, 2, 4, 6, 8, A, C, E 36 to 43 34 to 41 I 44 42 VSS P70 to P75 ⎯ GND pin General purpose I/O pins. Analog input pins for the A/D converter (devices with a C suffix in the part number) External interrupt request input pins Input pin for specifying the operating mode. Input pins for specifying the operating mode. Reset input pin General purpose I/O pins. Analog input pins for the A/D converter (devices with a C suffix in the part number) External interrupt request input pins General purpose I/O pin. Event input pin for the reload timer Trigger input pin for the A/D converter External interrupt request input pin General purpose I/O pin. Output pin for the reload timer Output pin for the clock monitor External interrupt request input pin General purpose I/O pin. Serial data input pin for UART0 Event input pin for the reload timer External interrupt request input pin General purpose I/O pin. 45 to 50 43 to 48 AN16 to AN21 INT0 to INT5 I 51 52, 53 54 49 50, 51 52 MD2 MD1, MD0 RST P76, P77 D C E 55, 56 53, 54 AN22, AN23 INT6, INT7 P80 TIN0 ADTG INT12R P81 TOT0 CKOT INT13R P82 SIN0 TIN2 INT14R P83 I 57 55 F 58 56 F 59 57 M 60 58 SOT0 TOT2 F Serial data output pin for UART0 Output pin for the reload timer (Continued) 14 MB90340E Series Pin No. QFP100*1 LQFP100*2 Pin name P84 61 59 SCK0 INT15R 62 63 64 65 66 67 to 70 60 61 62 63 64 65 to 68 P85 SIN1 P86 SOT1 P87 SCK1 VCC VSS P90 to P93 PPG1, 3, 5, 7 P94 to P97 71 to 74 69 to 72 OUT0 to OUT3 PA0 75 73 RX0 INT8R 76 74 PA1 TX0 P00 to P07 77 to 84 75 to 82 AD00 to AD07 INT8 to INT15 P10 85 83 AD08 TIN1 I/O Circuit type*3 General purpose I/O pin. F Clock I/O pin for UART0 Function External interrupt request input pin M F F ⎯ ⎯ F General purpose I/O pin. Serial data input pin for UART1 General purpose I/O pin. Serial data output pin for UART1 General purpose I/O pin. Clock I/O pin for UART1 Power (3.5 V to 5.5 V) input pin GND pin General purpose I/O pins Output pins for PPGs General purpose I/O pins F Waveform output pins for output compares. This function is enabled when the OCU enables waveform output. General purpose I/O pin. F RX input pin for CAN0 Interface External interrupt request input pin F General purpose I/O pin. TX Output pin for CAN0 General purpose I/O pins. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. G I/O pins for 8 lower bits of the external address/data bus. This function is enabled when the external bus is enabled. External interrupt request input pins. General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. G I/O pin for the external address/data bus. This function is enabled when the external bus is enabled. Event input pin for the reload timer (Continued) 15 MB90340E Series Pin No. QFP100*1 LQFP100*2 Pin name I/O Circuit type*3 Function General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. P11 86 84 AD09 TOT1 P12 87 85 N G I/O pin for the external address/data bus. This function is enabled when the external bus is enabled. Output pin for the reload timer General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. I/O pin for the external address/data bus. This function is enabled when the external bus is enabled. Serial data input pin for UART3 External interrupt request input pin General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. AD10 SIN3 INT11R P13 88 86 AD11 SOT3 P14 G I/O pin for the external address/data bus. This function is enabled when the external bus is enabled. Serial data output pin for UART3 General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 89 87 AD12 SCK3 G I/O pin for the external address/data bus. This function is enabled when the external bus is enabled. Clock I/O pin for UART3 Power (3.5 V to 5.5 V) input pin GND pin Main clock output pin Main clock input pin General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. I/O pin for the external address/data bus. This function is enabled when the external bus is enabled. General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. I/O pin for the external address/data bus. This function is enabled when the external bus is enabled. (Continued) 90 91 92 93 88 89 90 91 VCC VSS X1 X0 P15 ⎯ ⎯ A 94 92 AD13 G P16 95 93 AD14 G 16 MB90340E Series (Continued) Pin No. QFP100*1 LQFP100*2 Pin name I/O Circuit type*3 Function General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. I/O pin for the external address/data bus. This function is enabled when the external bus is enabled. General purpose I/O pins. The register can be set to select whether to use a pull-up resistor.In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1. P17 96 94 AD15 G P20 to P23 97 to 100 95 to 98 A16 to A19 G Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A16 to A19). Output pins for PPGs PPG9,PPGB, PPGD,PPGF *1 : FPT-100P-M06 *2 : FPT-100P-M05 *3 : For I/O circuit type, refer to “■ I/O CIRCUIT TYPE”. 17 MB90340E Series ■ I/O CIRCUIT TYPE Type Circuit Remarks Oscillation circuit High-speed oscillation feedback resistor = approx. 1 MΩ X1 Xout A X0 Standby control signal X1A Xout Oscillation circuit Low-speed oscillation feedback resistor = approx. 10 MΩ B X0A Standby control signal R C CMOS hysteresis inputs • MASK ROM and evaluation products: CMOS hysteresis input pin • Flash memory products: CMOS input pin MASK ROM and evaluation products: • CMOS hysteresis input pin • Pull-down resistor value: approx. 50 kΩ Flash memory products: • CMOS input pin • No pull-down R CMOS hysteresis inputs D Pull-down Resistor CMOS hysteresis input pin Pull-up resistor value: approx. 50 kΩ E Pull-up Resistor R CMOS hysteresis inputs (Continued) 18 MB90340E Series Type Circuit Remarks • CMOS level output (IOL = 4 mA, IOH = −4 mA) • CMOS hysteresis input (with function to disconnect input during standby) • Automotive input (with function to disconnect input during standby) P-ch Pout N-ch Nout F R CMOS hysteresis input Automotive input Standby control for input shutdown Pull-up control P-ch P-ch Pout N-ch Nout G R CMOS hysteresis input Automotive input • CMOS level output (IOL = 4 mA, IOH = −4 mA) • CMOS hysteresis input (with function to disconnect input during standby) • Automotive input (with function to disconnect input during standby) • TTL input (with function to disconnect input during standby) • Programmable pull-up resistor: 50 kΩ approx. TTL input Standby control for input shutdown P-ch Pout N-ch Nout H • CMOS level output (IOL = 3 mA, IOH = −3 mA) • CMOS hysteresis input (with function to disconnect input during standby) • Automotive input (with function to disconnect input during standby) R CMOS hysteresis input Automotive input Standby control for input shutdown (Continued) 19 MB90340E Series Type Circuit Remarks • CMOS level output (IOL = 4 mA, IOH = −4 mA) • CMOS hysteresis input (with function to disconnect input during standby) • Automotive input (with function to disconnect input during standby) • A/D converter analog input P-ch Pout N-ch R Nout I CMOS hysteresis input Automotive input Standby control for input shutdown Analog input P-ch Pout N-ch R Nout J CMOS hysteresis input • CMOS level output (IOL = 4 mA, IOH = −4 mA) • D/A analog output • CMOS hysteresis input (with function to disconnect input during standby) • Automotive input (with function to disconnect input during standby) • A/D converter analog input Automotive input Standby control for input shutdown Analog input Analog output Power supply input protection circuit P-ch K N-ch P-ch ANE AVR L N-ch ANE • A/D converter reference voltage power supply input pin, with the protection circuit • Flash memory devices do not have a protection circuit against VCC for pin AVRH (Continued) 20 MB90340E Series (Continued) Type Circuit Remarks • CMOS level output (IOL = 4 mA, IOH = −4 mA) • CMOS input (with function to disconnect input during standby) • Automotive input (with function to disconnect input during standby) P-ch Pout N-ch Nout M R CMOS input Automotive input Standby control for input shutdown Pull-up control P-ch P-ch Pout N-ch Nout N R CMOS input • CMOS level output (IOL = 4 mA, IOH = −4 mA) • CMOS input (with function to disconnect input during standby) • Automotive input (with function to disconnect input during standby) • TTL input (with function to disconnect input during standby) Programmable pull-up resistor: 50 kΩ approx Automotive input TTL input Standby control for input shutdown P-ch Pout N-ch R Nout O • CMOS level output (IOL = 4 mA, IOH = −4 mA) • CMOS input (with function to disconnect input during standby) • Automotive input (with function to disconnect input during standby) • A/D converter analog input CMOS input Automotive input Standby control for input shutdown Analog input 21 MB90340E Series ■ HANDLING DEVICES 1. Preventing latch-up CMOS IC may suffer latch-up under the following conditions: • A voltage higher than VCC or lower than VSS is applied to an input or output pin. • A voltage higher than the rated voltage is applied between VCC and VSS pins. • The AVCC power supply is applied before the VCC voltage. Latch-up may increase the power supply current drastically, causing thermal damage to the device. For the same reason, also be careful not to let the analog power-supply voltage (AVCC, AVRH) exceed the digital power-supply voltage. 2. Handling unused pins Leaving unused input terminals open may lead to permanent damage due to malfunction and latch-up; pull up or pull down the terminals through the resistors of 2 kΩ or more. 3. Power supply pins (VCC/VSS) • If there are multiple VCC and VSS pins, from the point of view of device design, pins to be of the same potential are connected inside of the device to prevent malfunction such as latch-up. To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the VCC and VSS pins to the power supply and ground externally. Connect VCC and VSS pins to the device from the current supply source at a possibly low impedance. • As a measure against power supply noise, it is recommended to connect a capacitor of about 0.1 µF as a bypass capacitor between VCC and VSS pins in the vicinity of VCC and VSS pins of the device. Vcc Vss Vcc Vss Vcc Vss MB90340E Series Vcc Vss Vss Vcc 4. Mode Pins (MD0 to MD2) Connect the mode pins directly to VCC or VSS pins. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pins to VCC or VSS pins and to provide a low-impedance connection. 22 MB90340E Series 5. Sequence for Turning On the Power Supply to the A/D Converter and Analog Inputs Make sure to turn on the A/D converter power supply (AVCC, AVRH, AVRL) and analog inputs (AN0 to AN23) after turning-on the digital power supply (VCC). Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVCC (turning on/off the analog and digital power supplies simultaneously is acceptable). 6. Connection of Unused A/D Converter Pins when the A/D Converter is Used Connect unused pins of A/D converter to AVCC = VCC, AVSS = AVRH = AVRL = VSS. 7. Crystal Oscillator Circuit The X0, X1 pins and X0A, X1A pins may be possible causes of abnormal operation. Make sure to provide bypass capacitors via the shortest distance from X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic oscillator) and ground lines, and make sure, to the utmost effort, that the oscillation circuit lines do not cross the lines of other circuits. It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation. For each of the mass-production products, request an oscillator evaluation from the manufacturer of the oscillator you are using. 8. Pull-up/down resistors The MB90340E Series does not support internal pull-up/down resistors (except for the pull-up resistors built into ports 0 to 3). Use external components where needed. 9. Using external clock To use an external clock, drive the X0 pin and leave the X1 pin open. MB90340E Series X0 Open X1 10. Precautions when not using a sub clock signal If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open. 11. Notes on operation in PLL clock mode If PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or the external clock input is stopped. Performance of this operation, however, cannot be guaranteed. 12. Notes on Power-On To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during power-on to 50 µs or more (0.2 V to 2.7 V) 23 MB90340E Series 13. Stabilization of power supply voltage A sudden change in the supply voltage may cause the device to malfunction even within the VCC supply voltage operating range. Therefore, the VCC supply voltage should be stabilized. For reference, the supply voltage should be controlled so that VCC ripple variations (peak- to-peak values) at commercial frequencies (50 MHz/60 MHz) fall below 10% of the standard VCC supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching. 14. Port 0 to Port 3 Output During Power-on (External-bus Mode) As shown below, when the power is turned on in External-Bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable irrespective of the reset input. 1/2VCC VCC Port0 to Port3 Port0 to Port3 outputs might be unstable Port0 to Port3 outputs = Hi-Z 15. Notes on Using the CAN Function To use the CAN function, please set the DIRECT bit of the CAN Direct Mode Register (CDMR) to 1. 16. Flash Security Function (except for MB90F346E) A security bit is located in the area of the flash memory. If protection code 01H is written in the security bit, the flash memory is in the protected state by security. Therefore please do not write 01H in this address if you do not use the security function. Refer to following table for the address of the security bit. Flash memory size MB90F347E MB90F342E MB90F349E MB90F343E MB90F345E Embedded 1 Mbit Flash Memory Embedded 2 Mbits Flash Memory Embedded 3 Mbits Flash Memory Embedded 4 Mbits Flash Memory Address of the security bit FE0001H FC0001H F90001H F80001H 24 MB90340E Series ■ BLOCK DIAGRAMS MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90F342E(S), MB90F342CE(S), MB90F343E(S), MB90F343CE(S), MB90F345E(S), MB90F345CE(S), MB90346E(S), MB90346CE(S), MB90F346E(S), MB90F346CE(S), MB90347E(S), MB90347CE(S), MB90F347E(S), MB90F347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S), MB90F349E(S), MB90F349CE(S) X0,X1 X0A,X1A*1 RST Clock Controller 16LX CPU RAM 2 K/6 K/16 K/ 20 Kbytes ROM/Flash 64 K/128 K 256 K/384 K/ 512 Kbytes Prescaler 4 channels IO Timer 0 Input Capture 8 channels Output Compare 8 channels IO Timer 1 FRCK0 IN7 to IN0 OUT7 to OUT0 FRCK1 SOT3 to SOT0 SCK3 to SCK0 SIN3 to SIN0 AVCC AVSS AN15 to AN0 AN23 to AN16* AVRH AVRL ADTG 2 UART 4 channels CAN Controller 1/2 channels*3 16-bit Reload Timer 4 channels RX0, RX1*3 TX0, TX1*3 TIN3 to TIN0 TOT3 to TOT0 8/10-bit A/D Converter 16/24 channels F2MC-16 Bus AD15 to AD00 A23 to A16 ALE RD External Bus Interface WR/WRL WRH HRQ HAK RDY CLK External Interrupt 16 channels Clock Monitor INT15 to INT8 (INT15R to INT8R) INT7 to INT0 PPGF to PPG0 8/16-bit PPG 16 channels I2C Interface 2 channels SDA1, SDA0*2 SCL1, SCL0*2 *1 : Only for devices with an S suffix in the part number *2 : Only for devices with a C suffix in the part number *3 : Only the MB90341E(S)/ 341CE(S)/ 342E(S)/ 342CE(S)/ F342E(S)/F342CE(S)/F343E(S)/F343CE(S)/ F345E(S)/F345CE(S) are equipped with 2 CAN channels CKOT 25 MB90340E Series ■ MEMORY MAP MB90V340E-101/102 000000H 0000EFH 000100H Peripheral External access area MB90F345E(S)/F345CE(S) 000000H 0000EFH 000100H Peripheral External access area MB90F343E(S)/F343CE(S) 000000H 0000EFH 000100H Peripheral External access area RAM 20 Kbytes RAM 30 Kbytes 0050FFH 0050FFH RAM 20 Kbytes 0078FFH 007900H Peripheral 007FFFH 008000H 00FFFFH F80000H F8FFFFH F90000H F9FFFFH FA0000H FAFFFFH FB0000H ROM (FB bank) FBFFFFH FC0000H FCFFFFH FD0000H FDFFFFH FE0000H ROM (FE bank) FEFFFFH FF0000H FFFFFFH ROM (FF bank) ROM (FC bank) ROM (FD bank) ROM (FA bank) ROM (F8 bank) ROM (F9 bank) ROM (image of FF bank) External access area 007900H 007FFFH 008000H 00FFFFH F80000H F8FFFFH F90000H F9FFFFH FA0000H ROM (FA bank) FAFFFFH FB0000H ROM (FB bank) FBFFFFH FC0000H FCFFFFH FD0000H FDFFFFH FE0000H ROM (FE bank) FEFFFFH FF0000H FFFFFFH ROM (FF bank) ROM (FC bank) ROM (FD bank) ROM (F8 bank) ROM (F9 bank) Peripheral ROM (image of FF bank) External access area 007900H Peripheral ROM (image of FF bank) 00FFFFH F80000H External access area F8FFFFH F90000H F9FFFFH FA0000H FAFFFFH FB0000H FBFFFFH FC0000H FCFFFFH FD0000H FDFFFFH FE0000H ROM (FE bank) FEFFFFH FF0000H ROM (FF bank) FFFFFFH 007FFFH 008000H ROM (F9 bank) ROM (FA bank) ROM (FB bank) ROM (FD bank) : Not accessible 26 MB90340E Series MB90342E(S)/342CE(S) MB90F342E(S)/F342CE(S) MB90349E(S)/349CE(S) MB90F349E(S)/F349CE(S) 000000H 0000EFH 000100H MB90341E(S)/341CE(S) MB90348E(S)/348CE(S) 000000H 0000EFH 000100H MB90347E(S)/347CE(S) MB90F347E(S)/F347CE(S) 000000H 0000EFH 000100H RAM 6 Kbytes 0018FFH MB90346E(S)/346CE(S) MB90F346E(S)/F346CE(S) 000000H 0000EFH 000100H 0008FFH Peripheral External access area Peripheral External access area Peripheral External access area Peripheral External access area RAM 2 Kbytes RAM 16 Kbytes RAM 16 Kbytes 003FFFH 003FFFH 007900H 007FFFH 008000H 00FFFFH Peripheral ROM (image of FF bank) 007900H 007FFFH 008000H 00FFFFH Peripheral ROM (image of FF bank) 007900H 007FFFH 008000H 00FFFFH Peripheral ROM (image of FF bank) 007900H 007FFFH 008000H 00FFFFH Peripheral ROM (image of FF bank) External access area External access area External access area External access area FC0000H FCFFFFH FD0000H FDFFFFH FE0000H FEFFFFH FF0000H FFFFFFH ROM (FC bank) ROM (FD bank) FE0000H ROM (FE bank) FEFFFFH FF0000H ROM (FF bank) FFFFFFH ROM (FF bank) FFFFFFH ROM (FE bank) FE0000H FEFFFFH FF0000H ROM (FE bank) FE0000H FEFFFFH FF0000H ROM (FF bank) FFFFFFH ROM (FF bank) : Not accessible Note: An image of the data in the FF bank of ROM is visible in the upper part of bank 00, which makes it possible for the C compiler to use the small memory model. The lower 16 bits of addresses in the FF bank are the same as the lower 16 bits of addresses in the 00 bank so that tables stored in the ROM can be accessed without using the far specifier in the pointer declaration. For example, when the address 00C000H is accessed, the data at FFC000H in ROM is actually accessed. The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00. As a result, the image between FF8000H and FFFFFFH is visible in bank 00, while the image between FF0000H and FF7FFFH is visible only in bank FF. 27 MB90340E Series ■ I/O MAP Address Register Abbreviation PDR0 PDR1 PDR2 PDR3 PDR4 PDR5 PDR6 PDR7 PDR8 PDR9 PDRA ADER5 ADER6 ADER7 ILSR0 ILSR1 DDR0 DDR1 DDR2 DDR3 DDR4 DDR5 DDR6 DDR7 DDR8 DDR9 DDRA Reserved PUCR0 PUCR1 PUCR2 PUCR3 R/W R/W R/W W, R/W Port 0 Port 1 Port 2 Port 3 00000000B 00000000B 00000000B 00000000B (Continued) Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Resource name Port 0 Port 1 Port 2 Port 3 Port 4 Port 5 Port 6 Port 7 Port 8 Port 9 Port A Port 5, A/D Port 6, A/D Port 7, A/D Ports Ports Port 0 Port 1 Port 2 Port 3 Port 4 Port 5 Port 6 Port 7 Port 8 Port 9 Port A Initial value XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB 11111111B 11111111B 11111111B XXXXXXXXB XXXX0XXXB 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000100B 000000H Port 0 Data Register 000001H Port 1 Data Register 000002H Port 2 Data Register 000003H Port 3 Data Register 000004H Port 4 Data Register 000005H Port 5 Data Register 000006H Port 6 Data Register 000007H Port 7 Data Register 000008H Port 8 Data Register 000009H Port 9 Data Register 00000AH Port A Data Register 00000BH Port 5 Analog Input Enable Register 00000CH Port 6 Analog Input Enable Register 00000DH Port 7 Analog Input Enable Register 00000EH Input Level Select Register 0 00000FH Input Level Select Register 1 000010H Port 0 Direction Register 000011H Port 1 Direction Register 000012H Port 2 Direction Register 000013H Port 3 Direction Register 000014H Port 4 Direction Register 000015H Port 5 Direction Register 000016H Port 6 Direction Register 000017H Port 7 Direction Register 000018H Port 8 Direction Register 000019H Port 9 Direction Register 00001AH Port A Direction Register 00001BH 00001CH Port 0 Pull-up Control Register 00001DH Port 1 Pull-up Control Register 00001EH Port 2 Pull-up Control Register 00001FH Port 3 Pull-up Control Register 28 MB90340E Series Address Register Abbreviation Access Resource name Initial value SMR0 SCR0 RDR0/TDR0 SSR0 ECCR0 ESCR0 BGR00 BGR01 SMR1 SCR1 RDR1/TDR1 SSR1 ECCR1 ESCR1 BGR10 BGR11 PPGC0 PPGC1 PPG01 Reserved PPGC2 PPGC3 PPG23 Reserved PPGC4 PPGC5 PPG45 PACSR1 PPGC6 PPGC7 PPG67 Reserved (Continued) W,R/W W,R/W R/W R/W W,R/W W,R/W R/W 16-bit PPG 6/7 Address Match Detection 1 16-bit PPG 4/5 0X000XX1B 0X000001B 000000X0B 00000000B 0X000XX1B 0X000001B 000000X0B W,R/W W,R/W R/W 16-bit PPG 2/3 0X000XX1B 0X000001B 000000X0B W,R/W W,R/W R/W R,R/W R,W, R/W R/W R/W R/W W,R/W W,R/W R/W R,R/W R,W, R/W R/W R/W R/W W,R/W W,R/W R/W 16-bit PPG 0/1 UART1 UART0 00000000B 00000000B 00000000B 00001000B 000000XXB 00000100B 00000000B 00000000B 00000000B 00000000B 00000000B 00001000B 000000XXB 00000100B 00000000B 00000000B 0X000XX1B 0X000001B 000000X0B 000020H Serial Mode Register 0 000021H Serial Control Register 0 000022H Reception/Transmission Data Register 0 000023H Serial Status Register 0 000024H Extended Communication Control Register 0 000025H Extended Status/Control Register 0 000026H Baud Rate Generator Register 00 000027H Baud Rate Generator Register 01 000028H Serial Mode Register 1 000029H Serial Control Register 1 00002AH Reception/Transmission Data Register 1 00002BH Serial Status Register 1 00002CH Extended Communication Control Register 1 00002DH Extended Status/Control Register 1 00002EH Baud Rate Generator Register 10 00002FH Baud Rate Generator Register 11 000030H PPG 0 Operation Mode Control Register 000031H PPG 1 Operation Mode Control Register 000032H PPG 0/PPG 1 Count Clock Select Register 000033H 000034H PPG 2 Operation Mode Control Register 000035H PPG 3 Operation Mode Control Register 000036H PPG 2/PPG 3 Count Clock Select Register 000037H 000038H PPG 4 Operation Mode Control Register 000039H PPG 5 Operation Mode Control Register 00003AH PPG 4/PPG 5 Clock Select Register 00003BH Address Detect Control Register 1 00003CH PPG 6 Operation Mode Control Register 00003DH PPG 7 Operation Mode Control Register 00003EH PPG 6/PPG 7 Count Clock Control Register 00003FH 29 MB90340E Series Address Register Abbreviation Access PPGC8 PPGC9 PPG89 Reserved PPGCA PPGCB PPGAB Reserved PPGCC PPGCD PPGCD Reserved PPGCE PPGCF PPGEF Reserved ICS01 ICE01 ICS23 ICE23 ICS45 ICE45 ICS67 ICE67 OCS0 OCS1 OCS2 OCS3 OCS4 OCS5 OCS6 OCS7 R/W R/W, R R/W R R/W R R/W R/W, R R/W R/W R/W R/W R/W R/W R/W R/W W,R/W W,R/W R/W W,R/W W,R/W R/W W,R/W W,R/W R/W W,R/W W,R/W R/W Resource name Initial value 0X000XX1B 0X000001B 000000X0B 000040H PPG 8 Operation Mode Control Register 000041H PPG 9 Operation Mode Control Register 000042H 000043H 000044H PPG A Operation Mode Control Register 000045H PPG B Operation Mode Control Register 000046H 000047H 000048H PPG C Operation Mode Control Register 000049H PPG D Operation Mode Control Register 00004AH 00004BH 00004CH PPG E Operation Mode Control Register 00004DH PPG F Operation Mode Control Register 00004EH 00004FH 000050H Input Capture Control Status 0/1 000051H Input Capture Edge 0/1 000052H Input Capture Control Status 2/3 000053H Input Capture Edge 2/3 000054H Input Capture Control Status 4/5 000055H Input Capture Edge 4/5 000056H Input Capture Control Status 6/7 000057H Input Capture Edge 6/7 000058H Output Compare Control Status 0 000059H Output Compare Control Status 1 00005AH Output Compare Control Status 2 00005BH Output Compare Control Status 3 00005CH Output Compare Control Status 4 00005DH Output Compare Control Status 5 00005EH Output Compare Control Status 6 00005FH Output Compare Control Status 7 PPG E/PPG F Count Clock Select Register PPG C/PPG D Count Clock Select Register PPG A/PPG B Count Clock Select Register PPG 8/PPG 9 Count Clock Control Register 16-bit PPG 8/9 0X000XX1B 16-bit PPG A/B 0X000001B 000000X0B 0X000XX1B 16-bit PPG C/D 0X000001B 000000X0B 0X000XX1B 16-bit PPG E/F 0X000001B 000000X0B Input Capture 0/1 Input Capture 2/3 Input Capture 4/5 Input Capture 6/7 Output Compare 0/1 Output Compare 2/3 Output Compare 4/5 Output Compare 6/7 00000000B XXX0X0XXB 00000000B XXXXXXXXB 00000000B XXXXXXXXB 00000000B XXX000XXB 0000XX00B 0XX00000B 0000XX00B 0XX00000B 0000XX00B 0XX00000B 0000XX00B 0XX00000B (Continued) 30 MB90340E Series Address Register Abbreviation TMCSR0 TMCSR0 TMCSR1 TMCSR1 TMCSR2 TMCSR2 TMCSR3 TMCSR3 ADCS0 ADCS1 ADCR0 ADCR1 ADSR0 ADSR1 Reserved ROMM Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R R R/W R/W W Resource name 16-bit Reload Timer 0 16-bit Reload Timer 1 16-bit Reload Timer 2 16-bit Reload Timer 3 Initial value 00000000B XXXX0000B 00000000B XXXX0000B 00000000B XXXX0000B 00000000B XXXX0000B 000XXXX0B 0000000XB 00000000B XXXXXX00B 00000000B 00000000B 000060H Timer Control Status 0 000061H Timer Control Status 0 000062H Timer Control Status 1 000063H Timer Control Status 1 000064H Timer Control Status 2 000065H Timer Control Status 2 000066H Timer Control Status 3 000067H Timer Control Status 3 000068H A/D Control Status 0 000069H A/D Control Status 1 00006AH A/D Data 0 00006BH A/D Data 1 00006CH ADC Setting 0 00006DH ADC Setting 1 00006EH 00006FH ROM Mirror Function Select 000070H to 00008FH 000090H to 00009AH 00009BH DMA Descriptor Channel Specified Register A/D Converter ROM Mirror XXXXXXX1B Reserved for CAN Controller 0/1. Refer to “■ CAN CONTROLLERS” Reserved DCSR DSRL DSRH PACSR0 DIRR LPMCR CKSCR Reserved DSSR R/W R/W R/W R/W R/W W,R/W R,R/W Address Match Detection 0 DMA 00000000B 00000000B 00000000B 00000000B 00009CH DMA Status L Register 00009DH DMA Status H Register 00009EH Address Detect Control Register 0 00009FH Delayed Interrupt Trigger/Release Register Delayed Interrupt XXXXXXX0B Low Power Control Circuit Low Power Control Circuit 00011000B 11111100B 0000A0H Low-power Mode Control Register 0000A1H Clock Selection Register 0000A2H, 0000A3H 0000A4H DMA Stop Status Register R/W DMA 00000000B (Continued) 31 MB90340E Series Address 0000A5H 0000A6H Register Automatic Ready Function Select Register External Address Output Control Register Abbreviation ARSR HACR ECSR WDTC TBTC WTC Reserved DERL DERH FMCS Reserved ICR00 ICR01 ICR02 ICR03 ICR04 ICR05 ICR06 ICR07 ICR08 ICR09 ICR10 ICR11 ICR12 ICR13 ICR14 ICR15 DAT0 DAT1 DACR0 DACR1 Access W W W R,W W,R/W R,R/W R/W R/W R,R/W Resource name Initial value 0011XX00B External Memory Access 00000000B 0000000XB 0000A7H Bus Control Signal Selection Register 0000A8H Watchdog Control Register 0000A9H Time Base Timer Control Register 0000AAH Watch Timer Control Register 0000ABH 0000ACH DMA Enable L Register 0000ADH DMA Enable H Register 0000AEH 0000AFH 0000B0H Interrupt Control Register 00 0000B1H Interrupt Control Register 01 0000B2H Interrupt Control Register 02 0000B3H Interrupt Control Register 03 0000B4H Interrupt Control Register 04 0000B5H Interrupt Control Register 05 0000B6H Interrupt Control Register 06 0000B7H Interrupt Control Register 07 0000B8H Interrupt Control Register 08 0000B9H Interrupt Control Register 09 0000BAH Interrupt Control Register 10 0000BBH Interrupt Control Register 11 0000BCH Interrupt Control Register 12 0000BDH Interrupt Control Register 13 0000BEH Interrupt Control Register 14 0000BFH Interrupt Control Register 15 0000C0H D/A Converter Data 0 0000C1H D/A Converter Data 1 0000C2H D/A Control 0 0000C3H D/A Control 1 Flash Control Status Register (Flash memory devices only. Otherwise reserved) Watchdog Timer Time Base Timer Watch Timer XXXXX111B 1XX00100B 1X001000B 00000000B 00000000B 000X0000B DMA Flash Memory W,R/W W,R/W W,R/W W,R/W W,R/W W,R/W W,R/W W,R/W W,R/W W,R/W W,R/W W,R/W W,R/W W,R/W W,R/W W,R/W R/W R/W R/W R/W D/A Converter Interrupt Control 00000111B 00000111B 00000111B 00000111B 00000111B 00000111B 00000111B 00000111B 00000111B 00000111B 00000111B 00000111B 00000111B 00000111B 00000111B 00000111B XXXXXXXXB XXXXXXXXB XXXXXXX0B XXXXXXX0B (Continued) 32 MB90340E Series Address 0000C4H, 0000C5H Register Abbreviation Access Reserved ENIR0 EIRR0 ELVR0 ELVR0 ENIR1 EIRR1 ELVR1 ELVR1 EISSR PSCCR BAPL BAPM BAPH DMACS IOAL IOAH DCTL DCTH SMR2 SCR2 RDR2/TDR2 SSR2 ECCR2 ESCR2 BGR20 BGR21 R/W R/W R/W R/W R/W R/W R/W R/W R/W W R/W R/W R/W R/W R/W R/W R/W R/W W,R/W W,R/W R/W R,R/W R,W, R/W R/W R/W R/W Resource name Initial value 0000C6H External Interrupt Enable 0 0000C7H External Interrupt Source 0 0000C8H External Interrupt Level Setting 0 0000C9H External Interrupt Level Setting 0 0000CAH External Interrupt Enable 1 0000CBH External Interrupt Source 1 0000CCH External Interrupt Level Setting 1 0000CDH External Interrupt Level Setting 1 0000CEH External Interrupt Source Select 0000CFH PLL/Sub clock Control Register 0000D0H DMA Buffer Address Pointer L Register 0000D1H DMA Buffer Address Pointer M Register 0000D2H DMA Buffer Address Pointer H Register 0000D3H DMA Control Register 0000D4H 0000D5H I/O Register Address Pointer L Register I/O Register Address Pointer H Register 00000000B External Interrupt 0 XXXXXXXXB 00000000B 00000000B 00000000B XXXXXXXXB External Interrupt 1 00000000B 00000000B 00000000B PLL XXXX0000B XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB DMA XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB 00000000B 00000000B 00000000B UART2 00001000B 000000XXB 00000100B 00000000B 00000000B 0000D6H Data Counter L Register 0000D7H Data Counter H Register 0000D8H Serial Mode Register 2 0000D9H Serial Control Register 2 0000DAH Reception/Transmission Data Register 2 Extended Communication Control Register 2 0000DBH Serial Status Register 2 0000DCH 0000DDH Extended Status Control Register 2 0000DEH Baud Rate Generator Register 20 0000DFH Baud Rate Generator Register 21 0000E0H to 0000EFH 0000F0H to 0000FFH Reserved for CAN Controller 2. Refer to “■ CAN CONTROLLERS” External (Continued) 33 MB90340E Series Address 007900H 007901H 007902H 007903H 007904H 007905H 007906H 007907H 007908H 007909H 00790AH 00790BH Register Reload Register L0 Reload Register H0 Reload Register L1 Reload Register H1 Reload Register L2 Reload Register H2 Reload Register L3 Reload Register H3 Reload Register L4 Reload Register H4 Reload Register L5 Reload Register H5 Abbreviation PRLL0 PRLH0 PRLL1 PRLH1 PRLL2 PRLH2 PRLL3 PRLH3 PRLL4 PRLH4 PRLL5 PRLH5 PRLL6 PRLH6 PRLL7 PRLH7 PRLL8 PRLH8 PRLL9 PRLH9 PRLLA PRLHA PRLLB PRLHB PRLLC PRLHC PRLLD PRLHD PRLLE PRLHE PRLLF PRLHF IPCP0 IPCP0 IPCP1 IPCP1 Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R R R R Resource name Initial value XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB (Continued) 16-bit PPG 0/1 16-bit PPG 2/3 16-bit PPG 4/5 00790CH Reload Register L6 00790DH Reload Register H6 00790EH 00790FH 007910H 007911H 007912H 007913H 007914H 007915H 007916H 007917H 007918H 007919H 00791AH 00791BH Reload Register L7 Reload Register H7 Reload Register L8 Reload Register H8 Reload Register L9 Reload Register H9 Reload Register LA Reload Register HA Reload Register LB Reload Register HB Reload Register LC Reload Register HC Reload Register LD Reload Register HD 16-bit PPG 6/7 16-bit PPG 8/9 16-bit PPG A/B 16-bit PPG C/D 00791CH Reload Register LE 00791DH Reload Register HE 00791EH 00791FH 007920H 007921H 007922H 007923H Reload Register LF Reload Register HF Input Capture 0 Input Capture 0 Input Capture 1 Input Capture 1 16-bit PPG E/F Input Capture 0/1 34 MB90340E Series Address Register Abbreviation IPCP2 IPCP2 IPCP3 IPCP3 IPCP4 IPCP4 IPCP5 IPCP5 IPCP6 IPCP6 IPCP7 IPCP7 OCCP0 OCCP0 OCCP1 OCCP1 OCCP2 OCCP2 OCCP3 OCCP3 OCCP4 OCCP4 OCCP5 OCCP5 OCCP6 OCCP6 OCCP7 OCCP7 TCDT0 TCDT0 TCCSL0 TCCSH0 TCDT1 TCDT1 TCCSL1 TCCSH1 Access R R R R R R R R R R R R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Resource name Initial value XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB 00000000B 00000000B 00000000B 0XXXXXXXB 00000000B 00000000B 00000000B 0XXXXXXXB (Continued) 35 007924H Input Capture 2 007925H Input Capture 2 007926H Input Capture 3 007927H Input Capture 3 007928H Input Capture 4 007929H Input Capture 4 00792AH Input Capture 5 00792BH Input Capture 5 00792CH Input Capture 6 00792DH Input Capture 6 00792EH Input Capture 7 00792FH Input Capture 7 007930H Output Compare 0 007931H Output Compare 0 007932H Output Compare 1 007933H Output Compare 1 007934H Output Compare 2 007935H Output Compare 2 007936H Output Compare 3 007937H Output Compare 3 007938H Output Compare 4 007939H Output Compare 4 00793AH Output Compare 5 00793BH Output Compare 5 00793CH Output Compare 6 00793DH Output Compare 6 00793EH Output Compare 7 00793FH Output Compare 7 007940H Timer Data 0 007941H Timer Data 0 007942H Timer Control Status 0 007943H Timer Control Status 0 007944H Timer Data 1 007945H Timer Data 1 007946H Timer Control Status 1 007947H Timer Control Status 1 Input Capture 2/3 Input Capture 4/5 Input Capture 6/7 Output Compare 0/1 Output Compare 2/3 Output Compare 4/5 Output Compare 6/7 I/O Timer 0 I/O Timer 1 MB90340E Series Address 007948H 007949H 00794AH 00794BH 00794CH 00794DH 00794EH 00794FH Register Timer 0/Reload 0 Timer 1/Reload 1 Timer 2/Reload 2 Timer 3/Reload 3 Abbreviation Access TMR0/ TMRLR0 TMR1/ TMRLR1 TMR2/ TMRLR2 TMR3/ TMRLR3 SMR3 SCR3 RDR3/TDR3 SSR3 ECCR3 ESCR3 BGR30 BGR31 SMR4 SCR4 RDR4/TDR4 SSR4 ECCR4 ESCR4 BGR40 BGR41 Reserved CLKR Reserved CDMR CANSWR R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W W,R/W W,R/W R/W R,R/W R,W, R/W R/W R/W R/W W,R/W W,R/W R/W R,R/W R,W, R/W R/W R/W R/W Resource name 16-bit Reload Timer 0 16-bit Reload Timer 1 16-bit Reload Timer 2 16-bit Reload Timer 3 Initial value XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB 00000000B 00000000B 00000000B 007950H Serial Mode Register 3 007951H Serial Control Register 3 007952H Reception/Transmission Data Register 3 Extended Communication Control Register 3 007953H Serial Status Register 3 007954H UART3 00001000B 000000XXB 00000100B 00000000B 00000000B 00000000B 00000000B 00000000B 007955H Extended Status Control Register 007956H Baud Rate Generator Register 30 007957H Baud Rate Generator Register 31 007958H Serial Mode Register 4 007959H Serial Control Register 4 00795AH Reception/Transmission Data Register 4 Extended Communication Control Register 4 00795BH Serial Status Register 4 00795CH UART4 00001000B 000000XXB 00000100B 00000000B 00000000B 00795DH Extended Status Control Register 00795EH Baud Rate Generator Register 40 00795FH Baud Rate Generator Register 41 007960H to 00796BH 00796CH Clock Output Enable Register 00796DH 00796EH CAN Direct Mode Register 00796FH CAN Switch Register Clock Monitor CAN Clock sync CAN 0/1 XXXX0000B XXXXXXX0B XXXXXX00B (Continued) 36 MB90340E Series Address 2 Register Abbreviation IBSR0 IBCR0 ITBAL0 ITBAH0 ITMKL0 ITMKH0 ISBA0 ISMK0 IDAR0 Reserved ICCR0 Reserved IBSR1 IBCR1 ITBAL1 ITBAH1 ITMKL1 ITMKH1 ISBA1 ISMK1 IDAR1 Reserved ICCR1 Reserved CMCR Reserved Access R W,R/W R/W R/W R/W R/W R/W R/W R/W Resource name Initial value 00000000B 00000000B 00000000B 00000000B 007970H I C Bus Status Register 0 007971H I2C Bus Control Register 0 007972H 007973H I2C 10-bit Slave Address Register 0 2 007974H I C 10-bit Slave Address Mask 007975H Register 0 007976H I C 7-bit Slave Address Register 0 007977H I C 7-bit Slave Address Mask Register 0 007978H I C Data Register 0 007979H, 00797AH 00797BH I2C Clock Control Register 0 00797CH to 00797FH 007980H I2C Bus Status Register 1 007981H I C Bus Control Register 1 007982H 007983H I2C 10-bit Slave Address Register 1 2 2 2 2 I C Interface 0 2 11111111B 00111111B 00000000B 01111111B 00000000B R/W I2C Interface 0 00011111B R W,R/W R/W R/W R/W R/W R/W R/W R/W I C Interface 1 2 00000000B 00000000B 00000000B 00000000B 11111111B 00111111B 00000000B 01111111B 00000000B 007984H I2C 10-bit Slave Address Mask 007985H Register 1 007986H I2C 7-bit Slave Address Register 1 007987H I2C 7-bit Slave Address Mask Register 1 007988H I C Data Register 1 007989H, 00798AH 00798BH I2C Clock Control Register 1 00798CH to 0079C1H 0079C2H Clock Modulator Control Register 0079C3H to 0079DFH 2 R/W I2C Interface 1 00011111B R, R/W Clock Modulator 0001X000B (Continued) 37 MB90340E Series (Continued) Address Register Abbreviation Access Resource name 0079E0H Detect Address Setting 0 PADR0 R/W 0079E1H Detect Address Setting 0 PADR0 R/W 0079E2H Detect Address Setting 0 PADR0 R/W 0079E3H Detect Address Setting 1 PADR1 R/W Address Match 0079E4H Detect Address Setting 1 PADR1 R/W Detection 0 0079E5H Detect Address Setting 1 PADR1 R/W 0079E6H Detect Address Setting 2 PADR2 R/W 0079E7H Detect Address Setting 2 PADR2 R/W 0079E8H Detect Address Setting 2 PADR2 R/W 0079E9H to Reserved 0079EFH PADR3 R/W 0079F0H Detect Address Setting 3 0079F1H Detect Address Setting 3 PADR3 R/W 0079F2H Detect Address Setting 3 PADR3 R/W 0079F3H Detect Address Setting 4 PADR4 R/W Address Match 0079F4H Detect Address Setting 4 PADR4 R/W Detection 1 0079F5H Detect Address Setting 4 PADR4 R/W 0079F6H Detect Address Setting 5 PADR5 R/W 0079F7H Detect Address Setting 5 PADR5 R/W 0079F8H Detect Address Setting 5 PADR5 R/W 0079F9H to Reserved 0079FFH 007A00H to Reserved for CAN Controller 0. Refer to “■ CAN CONTROLLERS” 007AFFH 007B00H to Reserved for CAN Controller 0. Refer to “■ CAN CONTROLLERS” 007BFFH 007C00H to Reserved for CAN Controller 1. Refer to “■ CAN CONTROLLERS” 007CFFH 007D00H to Reserved for CAN Controller 1. Refer to “■ CAN CONTROLLERS” 007DFFH 007E00H to Reserved 007FFFH Initial value XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB Notes : • Initial value of “X” represents unknown value. • Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results in reading “X”. 38 MB90340E Series ■ CAN CONTROLLERS The CAN controller has the following features: • Conforms to CAN Specification Version 2.0 Part A and B • Supports transmission/reception in standard frame and extended frame formats • Supports transmission of data frames by receiving remote frames • 16 transmission/reception message buffers • 29-bit ID and 8-byte data • Multi-level message buffer configuration • Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask • Two acceptance mask registers in either standard frame format or extended frame formats • Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz) List of Control Registers (1) Address CAN0 000070H 000071H 000072H 000073H 000074H 000075H 000076H 000077H 000078H 000079H 00007AH 00007BH 00007CH 00007DH 00007EH 00007FH CAN1 000080H 000081H 000082H 000083H 000084H 000085H 000086H 000087H 000088H 000089H 00008AH 00008BH 00008CH 00008DH 00008EH 00008FH Register Message Buffer Valid Register Transmit Request Register Transmit Cancel Register Transmission Complete Register Receive Complete Register Remote Request Receiving Register Receive Overrun Register Reception Interrupt Enable Register Abbreviation BVALR TREQR TCANR TCR RCR RRTRR ROVRR RIER Access R/W R/W W R/W R/W R/W R/W R/W Initial Value 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 39 MB90340E Series List of Control Registers (2) Address CAN0 007B00H 007B01H 007B02H 007B03H 007B04H 007B05H 007B06H 007B07H 007B08H 007B09H 007B0AH 007B0BH 007B0CH 007B0DH 007B0EH 007B0FH 007B10H 007B11H 007B12H 007B13H 007B14H 007B15H 007B16H 007B17H 007B18H 007B19H 007B1AH 007B1BH CAN1 007D00H 007D01H 007D02H 007D03H 007D04H 007D05H 007D06H 007D07H 007D08H 007D09H 007D0AH 007D0BH 007D0CH 007D0DH 007D0EH 007D0FH 007D10H 007D11H 007D12H 007D13H 007D14H 007D15H 007D16H 007D17H 007D18H 007D19H 007D1AH 007D1BH Acceptance Mask Register 1 AMR1 R/W XXXXXXXXB XXXXXXXXB Acceptance Mask Register 0 AMR0 R/W XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB Acceptance Mask Select Register AMSR R/W XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB Register Control Status Register Last Event Indicator Register Receive And Transmit Error Counter Bit Timing Register IDE Register Transmit RTR Register Remote Frame Receive Waiting Register Transmit Interrupt Enable Register Abbreviation CSR LEIR RTEC BTR IDER TRTRR Access R/W, W R/W, R R/W R R/W R/W R/W Initial Value 0XXXX0X1B 00XXX000B 000X0000B XXXXXXXXB 00000000B 00000000B 11111111B X1111111B XXXXXXXXB XXXXXXXXB 00000000B 00000000B XXXXXXXXB XXXXXXXXB 00000000B 00000000B XXXXXXXXB XXXXXXXXB RFWTR R/W TIER R/W 40 MB90340E Series List of Message Buffers (ID Registers) (1) Address CAN0 007A00H to 007A1FH 007A20H 007A21H 007A22H 007A23H 007A24H 007A25H 007A26H 007A27H 007A28H 007A29H 007A2AH 007A2BH 007A2CH 007A2DH 007A2EH 007A2FH 007A30H 007A31H 007A32H 007A33H 007A34H 007A35H 007A36H 007A37H 007A38H 007A39H 007A3AH 007A3BH 007A3CH 007A3DH 007A3EH 007A3FH CAN1 007C00H to 007C1FH 007C20H 007C21H 007C22H 007C23H 007C24H 007C25H 007C26H 007C27H 007C28H 007C29H 007C2AH 007C2BH 007C2CH 007C2DH 007C2EH 007C2FH 007C30H 007C31H 007C32H 007C33H 007C34H 007C35H 007C36H 007C37H 007C38H 007C39H 007C3AH 007C3BH 007C3CH 007C3DH 007C3EH 007C3FH ID Register 7 IDR7 R/W XXXXXXXXB XXXXXXXXB 41 ID Register 6 IDR6 R/W XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB ID Register 5 IDR5 R/W XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB ID Register 4 IDR4 R/W XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB ID Register 3 IDR3 R/W XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB ID Register 2 IDR2 R/W XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB ID Register 1 IDR1 R/W XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB ID Register 0 IDR0 R/W XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB Register GeneralPurpose RAM Abbreviation Access Initial Value XXXXXXXXB to XXXXXXXXB XXXXXXXXB XXXXXXXXB ⎯ R/W MB90340E Series List of Message Buffers (ID Registers) (2) Address CAN0 007A40H 007A41H 007A42H 007A43H 007A44H 007A45H 007A46H 007A47H 007A48H 007A49H 007A4AH 007A4BH 007A4CH 007A4DH 007A4EH 007A4FH 007A50H 007A51H 007A52H 007A53H 007A54H 007A55H 007A56H 007A57H 007A58H 007A59H 007A5AH 007A5BH 007A5CH 007A5DH 007A5EH 007A5FH CAN1 007C40H 007C41H 007C42H 007C43H 007C44H 007C45H 007C46H 007C47H 007C48H 007C49H 007C4AH 007C4BH 007C4CH 007C4DH 007C4EH 007C4FH 007C50H 007C51H 007C52H 007C53H 007C54H 007C55H 007C56H 007C57H 007C58H 007C59H 007C5AH 007C5BH 007C5CH 007C5DH 007C5EH 007C5FH ID Register 15 IDR15 R/W XXXXXXXXB XXXXXXXXB ID Register 14 IDR14 R/W XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB ID Register 13 IDR13 R/W XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB ID Register 12 IDR12 R/W XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB ID Register 11 IDR11 R/W XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB ID Register 10 IDR10 R/W XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB ID Register 9 IDR9 R/W XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB ID Register 8 IDR8 R/W XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB Register Abbreviation Access Initial Value XXXXXXXXB XXXXXXXXB 42 MB90340E Series List of Message Buffers (DLC Registers and Data Registers) (1) Address CAN0 007A60H 007A61H 007A62H 007A63H 007A64H 007A65H 007A66H 007A67H 007A68H 007A69H 007A6AH 007A6BH 007A6CH 007A6DH 007A6EH 007A6FH 007A70H 007A71H 007A72H 007A73H 007A74H 007A75H 007A76H 007A77H 007A78H 007A79H 007A7AH 007A7BH 007A7CH 007A7DH 007A7EH 007A7FH CAN1 007C60H 007C61H 007C62H 007C63H 007C64H 007C65H 007C66H 007C67H 007C68H 007C69H 007C6AH 007C6BH 007C6CH 007C6DH 007C6EH 007C6FH 007C70H 007C71H 007C72H 007C73H 007C74H 007C75H 007C76H 007C77H 007C78H 007C79H 007C7AH 007C7BH 007C7CH 007C7DH 007C7EH 007C7FH Register DLC Register 0 DLC Register 1 DLC Register 2 DLC Register 3 DLC Register 4 DLC Register 5 DLC Register 6 DLC Register 7 DLC Register 8 DLC Register 9 DLC Register 10 DLC Register 11 DLC Register 12 DLC Register 13 DLC Register 14 DLC Register 15 Abbreviation DLCR0 DLCR1 DLCR2 DLCR3 DLCR4 DLCR5 DLCR6 DLCR7 DLCR8 DLCR9 DLCR10 DLCR11 DLCR12 DLCR13 DLCR14 DLCR15 Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Initial Value XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB 43 MB90340E Series List of Message Buffers (DLC Registers and Data Registers) (2) Address CAN0 007A80H to 007A87H 007A88H to 007A8FH 007A90H to 007A97H 007A98H to 007A9FH 007AA0H to 007AA7H 007AA8H to 007AAFH 007AB0H to 007AB7H 007AB8H to 007ABFH 007AC0H to 007AC7H 007AC8H to 007ACFH 007AD0H to 007AD7H 007AD8H to 007ADFH 007AE0H to 007AE7H 007AE8H to 007AEFH CAN1 007C80H to 007C87H 007C88H to 007C8FH 007C90H to 007C97H 007C98H to 007C9FH 007CA0H to 007CA7H 007CA8H to 007CAFH 007CB0H to 007CB7H 007CB8H to 007CBFH 007CC0H to 007CC7H 007CC8H to 007CCFH 007CD0H to 007CD7H 007CD8H to 007CDFH 007CE0H to 007CE7H 007CE8H to 007CEFH Register Data Register 0 (8 bytes) Data Register 1 (8 bytes) Data Register 2 (8 bytes) Data Register 3 (8 bytes) Data Register 4 (8 bytes) Data Register 5 (8 bytes) Data Register 6 (8 bytes) Data Register 7 (8 bytes) Data Register 8 (8 bytes) Data Register 9 (8 bytes) Data Register 10 (8 bytes) Data Register 11 (8 bytes) Data Register 12 (8 bytes) Data Register 13 (8 bytes) Abbreviation Access Initial Value XXXXXXXXB to XXXXXXXXB XXXXXXXXB to XXXXXXXXB XXXXXXXXB to XXXXXXXXB XXXXXXXXB to XXXXXXXXB XXXXXXXXB to XXXXXXXXB XXXXXXXXB to XXXXXXXXB XXXXXXXXB to XXXXXXXXB XXXXXXXXB to XXXXXXXXB XXXXXXXXB to XXXXXXXXB XXXXXXXXB to XXXXXXXXB XXXXXXXXB to XXXXXXXXB XXXXXXXXB to XXXXXXXXB XXXXXXXXB to XXXXXXXXB XXXXXXXXB to XXXXXXXXB DTR0 R/W DTR1 R/W DTR2 R/W DTR3 R/W DTR4 R/W DTR5 R/W DTR6 R/W DTR7 R/W DTR8 R/W DTR9 R/W DTR10 R/W DTR11 R/W DTR12 R/W DTR13 R/W 44 MB90340E Series List of Message Buffers (DLC Registers and Data Registers) (3) Address CAN0 007AF0H to 007AF7H 007AF8H to 007AFFH CAN1 007CF0H to 007CF7H 007CF8H to 007CFFH Register Data Register 14 (8 bytes) Data Register 15 (8 bytes) Abbreviation Access Initial Value XXXXXXXXB to XXXXXXXXB XXXXXXXXB to XXXXXXXXB DTR14 R/W DTR15 R/W 45 MB90340E Series ■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER Interrupt cause Reset INT9 instruction Exception CAN 0 RX CAN 0 TX/NS CAN 1 RX / Input Capture 6 CAN 1 TX/NS / Input Capture 7 CAN 2 RX / I2C0 CAN 2 TX/NS 16-bit Reload Timer 0 16-bit Reload Timer 1 16-bit Reload Timer 2 16-bit Reload Timer 3 PPG 0/1/4/5 PPG 2/3/6/7 PPG 8/9/C/D PPG A/B/E/F Time Base Timer External Interrupt 0 to 3, 8 to 11 Watch Timer External Interrupt 4 to 7, 12 to 15 A/D Converter I/O Timer 0 / I/O Timer 1 Input Capture 4/5 / I2C1 Output Compare 0/1/4/5 Input Capture 0 to 3 Output Compare 2/3/6/7 UART 0 RX UART 0 TX UART 1 RX / UART 3 RX UART 1 TX / UART 3 TX EI2OS Support N N N N N Y1 Y1 N N Y1 Y1 Y1 Y1 N N N N N Y1 N Y1 Y1 N Y1 Y1 Y1 Y1 Y2 Y1 Y2 Y1 DMA channel number ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ 0 1 2 ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ 3 ⎯ 4 5 ⎯ 6 7 8 9 10 11 12 13 Interrupt vector Number #08 #09 #10 #11 #12 #13 #14 #15 #16 #17 #18 #19 #20 #21 #22 #23 #24 #25 #26 #27 #28 #29 #30 #31 #32 #33 #34 #35 #36 #37 #38 Address FFFFDCH FFFFD8H FFFFD4H FFFFD0H FFFFCCH FFFFC8H FFFFC4H FFFFC0H FFFFBCH FFFFB8H FFFFB4H FFFFB0H FFFFACH FFFFA8H FFFFA4H FFFFA0H FFFF9CH FFFF98H FFFF94H FFFF90H FFFF8CH FFFF88H FFFF84H FFFF80H FFFF7CH FFFF78H FFFF74H FFFF70H FFFF6CH FFFF68H FFFF64H Interrupt control register Number ⎯ ⎯ ⎯ ICR00 ICR01 ICR02 ICR03 ICR04 ICR05 ICR06 ICR07 ICR08 ICR09 ICR10 ICR11 ICR12 ICR13 Address ⎯ ⎯ ⎯ 0000B0H 0000B1H 0000B2H 0000B3H 0000B4H 0000B5H 0000B6H 0000B7H 0000B8H 0000B9H 0000BAH 0000BBH 0000BCH 0000BDH (Continued) 46 MB90340E Series (Continued) Interrupt cause UART 2 RX / UART 4 RX UART 2 TX / UART 4 TX Flash Memory Delayed Interrupt Y1 : Usable Y2 : Usable, with EI2OS stop function N : Unusable Notes : • The peripheral resources sharing the ICR register have the same interrupt level. • When two peripheral resources share the ICR register, only one can use Extended Intelligent I/O Service at a time. • When either of the two peripheral resources sharing the ICR register specifies Extended Intelligent I/O Service, the other one cannot use interrupts. EI2OS Support Y2 Y1 N N DMA channel number 14 15 ⎯ ⎯ Interrupt vector Number #39 #40 #41 #42 Address FFFF60H FFFF5CH FFFF58H FFFF54H Interrupt control register Number ICR14 ICR15 Address 0000BEH 0000BFH 47 MB90340E Series ■ ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings Parameter Symbol VCC Power supply voltage*1 AVCC AVRH, AVRL Input voltage*1 Output voltage* 1 Rating Min VSS − 0.3 VSS − 0.3 VSS − 0.3 VSS − 0.3 VSS − 0.3 −4.0 ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ −40 −55 Max VSS + 6.0 VSS + 6.0 VSS + 6.0 VSS + 6.0 VSS + 6.0 +4.0 40 15 4 100 50 −15 −4 −100 −50 340 +105 +150 Unit V V V V V mA mA mA mA mA mA mA mA mA mA °C °C Remarks VCC = AVCC*2 AVCC ≥ AVRH, AVCC ≥ AVRL, AVRH ≥ AVRL *3 *3 *5 *5 *4 *4 *4 *4 *4 *4 *4 *4 VI VO ICLAMP Σ|ICLAMP| IOL IOLAV ΣIOL ΣIOLAV IOH IOHAV ΣIOH ΣIOHAV PD TA TSTG Maximum Clamp Current Total Maximum Clamp Current “L” level maximum output current “L” level average output current “L” level maximum overall output current “L” level average overall output current “H” level maximum output current “H” level average output current “H” level maximum overall output current “H” level average overall output current Power consumption Operating temperature Storage temperature mW MB90F347E *1: This parameter is based on VSS = AVSS = 0 V *2: Set AVCC and VCC to the same voltage. Make sure that AVCC does not exceed VCC and that the voltage at the analog inputs does not exceed AVCC when the power is switched on. *3: VI and VO should not exceed VCC + 0.3 V. VI should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the ICLAMP rating supersedes the VI rating. *4: Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0, PA1 *5: • Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57 (Evaluation device : P50 to P55) , P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA1 • Use within recommended operating conditions. • Use with DC voltage (current) • The +B signal should always be applied by using a limiting resistance placed between the +B signal and the microcontroller. • The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed the rated value, either instantaneously or for prolonged periods. • Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices. (Continued) 48 MB90340E Series (Continued) • Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V) , the power supply is provided from the pins, so that incomplete operation may result. • Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset. • Care must be taken not to leave the +B input pin open. • Sample recommended circuits: • Input/output equivalent circuits Protective diode VCC Limiting resistance +B input (0 V to 16 V) P-ch N-ch R WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings. 49 MB90340E Series 2. Recommended Operating Conditions (VSS = AVSS = 0 V) Parameter Symbol Value Min 4.0 VCC, AVCC 3.5 4.5 3.0 Typ 5.0 5.0 5.0 ⎯ ⎯ ⎯ Max 5.5 5.5 5.5 5.5 Unit V V V V µF °C Remarks Under normal operation Under normal operation, when not using the A/D converter and not Flash programming. When External bus is used. Maintains RAM data in stop mode Use a ceramic capacitor or capacitor of better AC characteristics. Capacitor at the VCC should be greater than this capacitor. Power supply voltage Smoothing capacitor CS 0.1 −40 1.0 +105 Operating temperature TA C Pin Connection Diagram C CS WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device’s electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand. 50 MB90340E Series 3. DC Characteristics (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = AVSS = 0 V) Parameter Symbol Pin Condition Value Min Typ Max Unit Remarks Port inputs if CMOS hysteresis input levels are selected (except P12, P44, P45, P46, P47, P50, P82, P83) Port inputs if Automotive input levels are selected Port inputs if TTL input levels are selected P12, P50, P82, P85 inputs if CMOS input levels are selected P44, P45, P46, P47 inputs if CMOS hysteresis input levels are selected RST input pin (CMOS hysteresis) MD input pin Port inputs if CMOS hysteresis input levels are selected (except P12, P44, P45, P46, P47, P50, P82, P83) Port inputs if Automotive input levels are selected Port inputs if TTL input levels are selected P12, P50, P82, P85 inputs if CMOS input levels are selected P44, P45, P46, P47 inputs if CMOS hysteresis input levels are selected RST input pin (CMOS hysteresis) MD input pin VIHS ⎯ ⎯ 0.8 VCC ⎯ VCC + 0.3 V VIHA Input H voltage (At VCC = 5 V ± 10%) VIHT VIHS ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ 0.8 VCC 2.0 0.7 VCC ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ VCC + 0.3 VCC + 0.3 VCC + 0.3 VCC + 0.3 VCC + 0.3 VCC + 0.3 V V V VIHI VIHR VIHM 0.7 VCC 0.8 VCC VCC − 0.3 VSS − 0.3 V V V VILS 0.2 VCC V VILA Input L voltage (At VCC = 5 V ± 10%) VILT VILS ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ Normal outputs ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ VSS − 0.3 VSS − 0.3 VSS − 0.3 VSS − 0.3 VSS − 0.3 VSS − 0.3 ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ 0.5 VCC 0.8 0.3 VCC V V V VILI VILR VILM Output H voltage Output H voltage Output L voltage Output L voltage VOH VOHI VOL VOLI 0.3 VCC 0.2 VCC VSS + 0.3 ⎯ ⎯ 0.4 0.4 V V V V V V V VCC = 4.5 V, VCC − 0.5 IOH = −4.0 mA I2C current VCC = 4.5 V, VCC − 0.5 outputs IOH = −3.0 mA Normal outputs VCC = 4.5 V, IOL = 4.0 mA ⎯ ⎯ I2C current VCC = 4.5 V, outputs IOL = 3.0 mA (Continued) 51 MB90340E Series (Continued) Parameter Input leak current Pull-up resistance Symbol IIL (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = AVSS = 0 V) Pin ⎯ P00 to P07, P10 to P17, P20 to P27, P30 to P37, RST MD2 Condition VCC = 5.5 V, VSS < VI < VCC ⎯ Min −1 Value Typ Max ⎯ +1 Unit Remarks µA kΩ RUP 25 50 100 Pull-down resistance RDOWN ⎯ VCC = 5.0 V, Internal frequency : 24 MHz, At normal operation. VCC = 5.0 V, Internal frequency : 24 MHz, At writing Flash memory. VCC = 5.0 V, Internal frequency : 24 MHz, At erasing Flash memory. VCC = 5.0 V, Internal frequency : 24 MHz, In Sleep mode. VCC = 5.0 V, Internal frequency : 2 MHz, In Main Timer mode VCC = 5.0 V, Internal frequency : 24 MHz, In PLL Timer mode, external frequency = 4 MHz VCC = 5.0 V Internal frequency : 8 kHz, In sub operation TA = +25°C VCC = 5.0 V Internal frequency : 8 kHz, In sub sleep TA = +25°C VCC = 5.0 V Internal frequency : 8 kHz, In watch mode TA = +25°C VCC = 5.0 V, In Stop mode, TA = +25°C ⎯ 25 50 100 Except Flash kΩ memory devices mA Flash mA memory devices Flash mA memory devices mA ⎯ ⎯ ⎯ ⎯ ⎯ 55 70 ICC 70 85 75 90 ICCS 25 35 ICTS 0.3 0.8 mA Power supply current* ICTSPLL6 VCC ⎯ 4 7 mA ICCL ⎯ 70 140 µA ICCLS ⎯ 20 50 µA ICCT ⎯ 10 35 µA ICCH Other than C, AVCC, AVSS, AVRH, AVRL, VCC, VSS ⎯ 7 25 µA Input capacitance CIN ⎯ 5 15 pF * : The power supply current is measured with an external clock. 52 MB90340E Series 4. AC Characteristics (1) Clock Timing (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = AVSS = 0 V) Parameter Symbol Pin X0, X1 Clock frequency fC X0, X1 fCL X0A, X1A X0, X1 Clock cycle time tCYL X0, X1 tCYLL Input clock pulse width Input clock rise and fall time Internal operating clock frequency (machine clock) Internal operating clock cycle time (machine clock) PWH, PWL PWHL, PWLL tCR, tCF fCP fCPL tCP tCPL X0A, X1A X0 X0A X0 ⎯ ⎯ ⎯ ⎯ 41.67 10 10 5 ⎯ 1.5 ⎯ 41.67 20 ⎯ 30.5 ⎯ 15.2 ⎯ ⎯ 8.192 ⎯ 122.1 333 — ⎯ ⎯ 5 24 50 666 ⎯ ns µs ns µs ns MHz kHz ns µs Duty ratio is about 30% to 70%. When using external clock When using main clock When using sub clock When using main clock When using sub clock 3 — 62.5 ⎯ 32.768 ⎯ 24 100 333 MHz kHz ns When using an oscillation circuit When using an external clock Value Min 3 Typ ⎯ Max 16 Unit MHz Remarks When using an oscillation circuit When using an external clock* * : When selecting the PLL clock, the range of clock frequency is limited. Use this product within the range as mentioned in “Relation between the external clock frequency and machine clock frequency”. Clock Timing tCYL X0 PWH tCF PWL tCR 0.8 VCC 0.2 VCC tCYLL X0A PWHL tCF PWLL tCR 0.8 VCC 0.2 VCC 53 MB90340E Series Guaranteed PLL operation range Guaranteed operation range 5.5 4.0 3.5 Guaranteed PLL operation range Guaranteed A/D Converter operation range Power supply voltage VCC (V) 1.5 4 Machine clock fCP (MHz) 24 Guaranteed operation range of MB90340E series Guaranteed oscillation frequency range x6 24 x4 x3 x2 x1 Internal clock fCP (MHz) 16 12 8 4.0 1.5 3 4 8 12 16 24 External clock fC (MHz) * x 1/2 (PLL off) * : When using a crystal oscillator or ceramic oscillator, the maximum oscillation clock frequency is 16 MHz 54 MB90340E Series (2) Reset Standby Input (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = AVSS = 0.0 V) Parameter Symbol Pin Value Min 500 Reset input time tRSTL RST Oscillation time of oscillator* + 100 µs 100 Max ⎯ ⎯ ⎯ Unit ns ns µs Remarks Under normal operation In Stop mode, Sub Clock mode, Sub Sleep mode and Watch mode In Time Timer mode * : The oscillation time of the oscillator is the time it takes for the amplitude of the oscillations to reach 90%. For crystal oscillators, this time is between several ms and several tens of ms, for ceramic oscillators the time is between several hundred µs and several ms, and for an external clock, the time is 0 ms. • Under normal operation: tRSTL RST 0.2 VCC 0.2 VCC • In Stop mode, Sub Clock mode, Sub Sleep mode, Watch mode: tRSTL RST 0.2 VCC 90% of amplitude 0.2 VCC X0 Internal operation clock Oscillation time of oscillator 100 µs Oscillation stabilization waiting time Instruction execution Internal reset 55 MB90340E Series (3) Power On Reset (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = AVSS = 0.0 V) Parameter Power on rise time Power off time Symbol tR tOFF Pin VCC VCC Condition ⎯ Value Min 0.05 1 Max 30 ⎯ Unit ms ms Due to repetitive operation Remarks tR 2.7 V 0.2 V 0.2 V tOFF If you change the power supply voltage too rapidly, a power on reset may occur. We recommend that you startup smoothly by restraining voltages when changing the power supply voltage during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock. 0.2 V VCC VCC 3V VSS Holds RAM data We recommend a rise of 50 mV/ms maximum. (4) Clock Output Timing (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, fCP ≤ 24 MHz) Parameter Cycle time CLK ↑ → CLK ↓ Symbol tCYC tCHCL Pin CLK CLK Condition ⎯ ⎯ Value Min 62.5 41.76 20 13 Max ⎯ ⎯ ⎯ ⎯ Unit ns ns ns ns Remarks fCP = 16 MHz fCP = 24 MHz fCP = 16 MHz fCP = 24 MHz tCYC tCHCL CLK 2.4 V 0.8 V 2.4 V 56 MB90340E Series (5) Bus Timing (Read) Parameter ALE pulse width Valid address → ALE ↓ time ALE ↓ → Address valid time Valid address → RD ↓ time Valid address → Valid data input RD pulse width RD ↓ → Valid data input RD ↑ → Data hold time RD ↓ → ALE ↑ time RD ↑ → Address valid time Valid address → CLK ↑ time RD ↓ → CLK ↑ time ALE ↓ → RD ↓ time (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, fCP ≤ 24 MHz) Value Symbol Pin Condition Unit Min Max tLHLL tAVLL tLLAX tAVRL tAVDV tRLRH tRLDV tRHDX tRHLH tRHAX tAVCH tRLCH tLLRL ALE ALE, A23 to A16, AD15 to AD00 ALE, AD15 to AD00 A23 to A16, AD15 to AD00, RD A23 to A16, AD15 to AD00 RD RD, AD15 to AD00 RD, AD15 to AD00 RD, ALE RD, A23 to A16 A23 to A16, AD15 to AD00, CLK RD, CLK ALE, RD ⎯ tCP/2 − 10 tCP/2 − 20 tCP/2 − 15 tCP − 15 ⎯ 3 tCP/2 − 20 ⎯ 0 tCP/2 − 15 tCP/2 − 10 tCP/2 − 16 tCP/2 − 15 tCP/2 − 15 ⎯ ⎯ ⎯ ⎯ 5 tCP/2 − 60 ⎯ 3 tCP/2 − 50 ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ns ns ns ns ns ns ns ns ns ns ns ns ns tAVCH CLK 2.4 V tRLCH 2.4 V tAVLL ALE 2.4 V tLHLL tAVRL RD tLLAX 2.4 V 0.8 V tRLRH 2.4 V 0.8 V tLLRL tRHLH 2.4 V tRHAX A23 to A16 2.4 V 0.8 V tRLDV tAVDV AD15 to AD00 2.4 V 0.8 V 2.4 V Address 0.8 V VIH VIL Read data 2.4 V 0.8 V tRHDX VIH VIL 57 MB90340E Series (6) Bus Timing (Write) (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, fCP ≤ 24 MHz) Value Symbol Pin Condition Unit Min Max tAVWL tWLWH tDVWH tWHDX tWHAX tWHLH tWLCH A23 to A16, AD15 to AD00, WR WR AD15 to AD00, WR AD15 to AD00, WR A23 to A16, WR WR, ALE WR, CLK tCP−15 3 tCP/2 − 20 3 tCP/2 − 20 ⎯ 15 tCP/2 − 10 tCP/2 − 15 tCP/2 − 15 ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ns ns ns ns ns ns ns Parameter Valid address → WR ↓ time WR pulse width Valid data output → WR ↑ time WR ↑ → Data hold time WR ↑ → Address valid time WR ↑ → ALE ↑ time WR ↓ → CLK ↑ time tWLCH CLK 2.4 V tWHLH ALE 2.4 V tAVWL WR (WRL, WRH) 0.8 V tWLWH 2.4 V tWHAX A23 to A16 2.4 V 0.8 V tDVWH AD15 to AD00 2.4 V 0.8 V 2.4 V Address 0.8 V Write data 2.4 V 0.8 V tWHDX 2.4 V 0.8 V 58 MB90340E Series (7) Ready Input Timing (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, fCP ≤ 24 MHz) Rated Value Test Pin Unit Remarks Condition Min Max RDY RDY 45 ⎯ 32 0 ⎯ ⎯ ⎯ ns ns ns fCP = 16 MHz fCP = 24 MHz Parameter RDY setup time RDY hold time Symbol tRYHS tRYHH Note : If the RDY setup time is insufficient, use the auto-ready function. CLK 2.4 V ALE RD/WR tRYHS RDY When WAIT is not used. VIH tRYHH VIH RDY When WAIT is used. VIL 59 MB90340E Series (8) Hold Timing (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, fCP ≤ 24 MHz) Value Symbol Pin Condition Unit Min Max tXHAL tHAHV HAK HAK ⎯ 30 tCP tCP 2 tCP ns ns Parameter Pin floating → HAK ↓ time HAK ↑ time → Pin valid time Note : There is more than 1 cycle from when HRQ reads in until the HAK is changed. HAK 0.8 V tXHAL Each pin 2.4 V 0.8 V Hi-Z 2.4 V tHAHV 2.4 V 0.8 V 60 MB90340E Series (9) UART0/1/2/3/4 (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, fCP ≤ 24 MHz) Value Symbol Pin Condition Unit Min Max tSCYC tSLOV tIVSH tSHIX tSHSL tSLSH tSLOV tIVSH tSHIX SCK0 to SCK4 SCK0 to SCK4, SOT0 to SOT4 SCK0 to SCK4, SIN0 to SIN4 SCK0 to SCK4, SIN0 to SIN4 SCK0 to SCK4 SCK0 to SCK4 SCK0 to SCK4, SOT0 to SOT4 SCK0 to SCK4, SIN0 to SIN4 SCK0 to SCK4, SIN0 to SIN4 External clock operation output pins are CL = 80 pF + 1 TTL Internal clock operation output pins are CL = 80 pF + 1 TTL 8 tCP − 80 100 60 4 tCP 4 tCP ⎯ 60 60 ⎯ + 80 ⎯ ⎯ ⎯ ⎯ 150 ⎯ ⎯ ns ns ns ns ns ns ns ns ns Parameter Serial clock cycle time SCK ↓ → SOT delay time Valid SIN → SCK ↑ SCK ↑ → Valid SIN hold time Serial clock “H” pulse width Serial clock “L” pulse width SCK ↓ → SOT delay time Valid SIN → SCK ↑ SCK ↑ → Valid SIN hold time Notes : • AC characteristic CLK synchronized mode. • CL is the value of the load capacitance applied to the pins during testing. Internal Shift Clock Mode tSCYC SCK0 to SCK4 2.4 V 0.8 V tSLOV 0.8 V SOT0 to SOT4 2.4 V 0.8 V tIVSH tSHIX VIH VIL SIN0 to SIN4 VIH VIL 61 MB90340E Series External Shift Clock Mode tSLSH tSHSL VIH VIL tSLOV VIL VIH SCK0 to SCK4 SOT0 to SOT4 2.4 V 0.8 V tIVSH tSHIX VIH VIL SIN0 to SIN4 VIH VIL (10) Trigger Input Timing (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = 0.0 V) Value Pin Condition Unit Min Max INT0 to INT15, INT0R to INT15R, ADTG ⎯ 5 tCP ⎯ ns Parameter Symbol tTRGH tTRGL Input pulse width VIH VIH VIL tTRGH tTRGL VIL INT0 to INT15, INT0R to INT15R, ADTG 62 MB90340E Series (11) Timer Related Resource Input Timing (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = 0 V) Value Parameter Symbol Pin Condition Unit Min Max Input pulse width tTIWH tTIWL TIN0 to TIN3, IN0 to IN7 ⎯ 4 tCP ⎯ ns VIH VIH VIL tTIWH tTIWL VIL TIN0 to TIN3, IN0 to IN7 (12) Timer Related Resource Output Timing (TA = –40°C to +105°C, VCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = 0.0 V) Value Parameter Symbol Pin Condition Unit Min Max CLK ↑ → TOUT change time tTO TOT0 to TOT3, PPG0 to PPGF ⎯ 30 ⎯ ns CLK 2.4 V TOT0 to TOT3, PPG0 to PPGF tTO 2.4 V 0.8 V 63 MB90340E Series (13) I2C Timing (TA = –40°C to +105°C, VCC = 5.0 V ± 10%, VSS = 0.0 V) Standard-mode Fast-mode*1 Condition Unit Min Max Min Max 0 4.0 4.7 4.0 4.7 R = 1.7 kΩ, C = 50 pF*2 0 250 4.0 4.7 100 ⎯ ⎯ ⎯ ⎯ 3.45*3 ⎯ ⎯ ⎯ 0 0.6 1.3 0.6 0.6 0 100 0.6 1.3 400 ⎯ ⎯ ⎯ ⎯ 0.9*4 ⎯ ⎯ ⎯ kHz µs µs µs µs µs ns µs µs Parameter SCL clock frequency Hold time (repeated) START condition SDA↓ → SCL ↓ “L” width of the SCL clock “H” width of the SCL clock Set-up time (repeated) START condition SCL ↑ → SDA ↓ Data hold time SCL ↓ → SDA ↓ ↑ Data set-up time SDA ↓ ↑ → SCL ↑ Set-up time for STOP condition SCL ↑ → SDA ↑ Bus free time between a STOP and START condition Symbol fSCL tHDSTA tLOW tHIGH tSUSTA tHDDAT tSUDAT tSUSTO tBUS *1: For use at over 100 kHz, set the machine clock to at least 6 MHz. *2: R,C: Pull-up resistor and load capacitor of the SCL and SDA lines. *3: The maximum tHDDAT meets the requirement that it does not extend the “L” width (tLOW) of the SCL signal. *4: A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement tSUDAT ≥ 250 ns must then be met. SDA tBUS tLOW SCL tSUDAT tHDSTA tHDSTA tHDDAT tHIGH tSUSTA tSUSTO 64 MB90340E Series 5. A/D Converter (TA = −40 °C to +105 °C, 3.0 V ≤ AVRH − AVRL, VCC = AVCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = AVSS = 0 V) Parameter Resolution Total error Nonlinearity error Differential nonlinearity error Zero reading voltage Full scale reading voltage Compare time Sampling time Analog port input current Analog input voltage range Reference voltage range Power supply current Reference voltage current Offset between input channels Symbol ⎯ ⎯ ⎯ ⎯ VOT VFST ⎯ ⎯ IAIN VAIN ⎯ ⎯ IA IAH IR IRH ⎯ Pin ⎯ ⎯ ⎯ ⎯ Value Min ⎯ ⎯ ⎯ ⎯ Typ ⎯ ⎯ ⎯ ⎯ Max 10 ±3.0 ±2.5 ±1.9 Unit bit LSB LSB LSB Remarks AN0 to AN23 AVRL − 1.5 AVRL + 0.5 AVRL + 2.5 LSB AN0 to AN23 AVRH − 3.5 AVRH − 1.5 AVRH + 0.5 LSB ⎯ ⎯ AN0 to AN23 AN0 to AN23 AVRH AVRL AVCC AVCC AVRH AVRH AN0 to AN23 1.0 2.0 0.5 1.2 −0.3 AVRL AVRL + 2.7 0 ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ 3.5 ⎯ 600 ⎯ ⎯ 16500 µs µs µA V V V mA µA µA µA LSB * * 4.5 V ≤ AVCC ≤ 5.5 V 4.0 V ≤ AVCC < 4.5 V 4.5 V ≤ AVCC ≤ 5.5 V 4.0 V ≤ AVCC < 4.5 V ∞ +0.3 AVRH AVCC AVRH − 2.7 7.5 5 900 5 4 *: If the A/D convertor is not operating, a current when CPU is stopped is applicable (VCC = AVCC = AVRH = 5.0 V) . Note: The accuracy gets worse as |AVRH − AVRL| becomes smaller. 65 MB90340E Series 6. Definition of A/D Converter Terms Resolution Non linearity error Differential linearity error Total error : Analog variation that is recognized by the A/D converter. : The deviation between the actual conversion characteristics and a line that joins the zero-transition line ( “00 0000 0000” ← → “00 0000 0001” ) to the full-scale transition line ( “11 1111 1110” ← → “11 1111 1111” ) . : Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value. : Difference between the actual value and the ideal value. The total error includes zero transition error, full-scale transition error, and linear error. Total error 3FFH 3FEH 3FDH Digital output {1 LSB × (N − 1) + 0.5 LSB} Actual conversion characteristics 1.5 LSB 004H 003H 002H 001H 0.5 LSB AVRL Analog input VNT (Actually-measured value) Actual conversion characteristics Ideal characteristics AVRH Total error of digital output “N” = VNT − {1 LSB × (N − 1) + 0.5 LSB} 1 LSB AVRH − AVRL 1 LSB (Ideal value) = [V] 1024 [LSB] N : Value of the digital output from the A/D converter VOT (Ideal value) = AVRL + 0.5 LSB [V] VFST (Ideal value) = AVRH − 1.5 LSB [V] VNT : A voltage at which the digital output transitions from (N − 1)H to NH. (Continued) 66 MB90340E Series (Continued) Non linearity error 3FFH 3FEH 3FDH Digital output Actual conversion characteristics {1 LSB × (N − 1) + VOT } (N + 1)H VFST (actual measurement value) VNT (actual measurement value) Actual conversion characteristics Actual conversion characteristics Differential linearity error Ideal characteristics Digital output NH 004H 003H 002H (N − 1)H V (N + 1) T (actual measurement value) VNT (actual measurement value) Actual conversion characteristics AVRH Analog input Ideal characteristics 001H VOT (actual measurement value) AVRL Analog input AVRH (N − 2)H AVRL Non linearity error of digital output N = VNT − {1 LSB × (N − 1) + VOT} 1 LSB V (N+1) T − VNT 1 LSB VFST − VOT 1022 [LSB] Differential linearity error of digital output N = 1 LSB = −1 LSB [LSB] [V] N : Value of the digital output from the A/D converter VOT : Voltage at which digital output transits from “000H” to “001H.” VFST : Voltage at which digital output transits from “3FEH” to “3FFH.” 67 MB90340E Series 7. Notes on A/D Converter Section Use the device with external circuits of the following output impedance for analog inputs : Recommended output impedance of external circuits are : Approx. 1.5 kΩ or lower (4.0 V ≤ AVCC ≤ 5.5 V, sampling period = 0.5 µs) If an external capacitor is used, in consideration of the capacitive voltage dividing effect between the external capacitor and the internal on-chip capacitor, it is recommended that the capacitance of the external capacitor be several thousand times greater than the capacitance of the internal capacitor. If the output impedance of the external circuit is too high, a sampling period for an analog voltage may be insufficient. • Analog input circuit model Analog input R Comparator C 4.5 V ≤ AVCC ≤ 5.5 V : R = 2.52 kΩ, C = 10.7 pF : : 4.0 V ≤ AVCC < 4.5 V : R = 13.6 kΩ, C = 10.7 pF : : Note : Use the values in the figure only as a guideline. 68 MB90340E Series 8. Flash Memory Program/Erase Characteristics Parameter Sector erase time Chip erase time Word (16-bit width) programming time Program/Erase cycle Flash Data Retention Time ⎯ Average TA = +85 °C TA = +25 °C VCC = 5.0 V Conditions Value Min ⎯ ⎯ ⎯ 10000 20 Typ 1 9 16 ⎯ ⎯ Max 15 ⎯ 3600 ⎯ ⎯ Unit s s µs cycle year * Remarks Excludes programming prior to erasure Excludes programming prior to erasure Except for the over head time of the system * : This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C) . 69 MB90340E Series ■ EXAMPLE CHARACTERISTICS • MB90F346E, MB90F346ES, MB90F346CE, MB90F346CES ICC − VCC TA = +25 °C, external clock operation f = Internal operation frequency 70 60 50 f = 24 MHz f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz 2.5 3.5 4.5 5.5 6.5 100 90 80 70 60 50 40 30 20 10 0 ICCL − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICC (mA) 40 30 20 10 0 ICCL ( A) f = 8 kHz 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICCS − VCC TA = +25 °C, external clock operation f = Internal operation frequency 35 30 f = 24 MHz f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz 2.5 3.5 4.5 5.5 6.5 50 45 40 35 30 25 20 15 10 5 0 ICCLS − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICCS (mA) 20 15 10 5 0 ICCLS ( A) 25 f = 8 kHz 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICTS − VCC TA = +25 °C, external clock operation f = Internal operation frequency 400 350 300 250 200 150 100 50 0 2.5 3.5 4.5 5.5 6.5 20 18 16 14 12 10 8 6 4 2 0 ICCT − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICCT ( A) ICTS ( A) f = 2 MHz f = 8 kHz 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICTSPLL6 − VCC TA = +25 °C, external clock operation f = Internal operation frequency 10 9 8 7 6 5 4 3 2 1 0 10 9 8 7 6 5 4 3 2 1 0 ICCH − VCC TA = +25 °C, stopped ICTSPLL6 (mA) f = 24 MHz 2.5 3.5 4.5 5.5 6.5 ICCH ( A) 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) 70 MB90340E Series • MB90F347E, MB90F347ES, MB90F347CE, MB90F347CES ICC − VCC TA = +25 °C, external clock operation f = Internal operation frequency 70 60 50 f = 24 MHz f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz 2.5 3.5 4.5 5.5 6.5 100 90 80 70 60 50 40 30 20 10 0 ICCL − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICC (mA) 40 30 20 10 0 ICCL ( A) f = 8 kHz 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICCS − VCC TA = +25 °C, external clock operation f = Internal operation frequency 35 30 f = 24 MHz f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz 2.5 3.5 4.5 5.5 6.5 50 45 40 35 30 25 20 15 10 5 0 ICCLS − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICCS (mA) 20 15 10 5 0 ICCLS ( A) 25 f = 8 kHz 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICTS − VCC TA = +25 °C, external clock operation f = Internal operation frequency 400 350 300 250 200 150 100 50 0 2.5 3.5 4.5 5.5 6.5 20 18 16 14 12 10 8 6 4 2 0 ICCT − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICCT ( A) ICTS ( A) f = 2 MHz f = 8 kHz 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICTSPLL6 − VCC TA = +25 °C, external clock operation f = Internal operation frequency 10 9 8 7 6 5 4 3 2 1 0 10 9 8 7 6 5 4 3 2 1 0 ICCH − VCC TA = +25 °C, stopped ICTSPLL6 (mA) f = 24 MHz 2.5 3.5 4.5 5.5 6.5 ICCH ( A) 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) 71 MB90340E Series • MB90F349E, MB90F349ES, MB90F349CE, MB90F349CES ICC − VCC TA = +25 °C, external clock operation f = Internal operation frequency 70 60 50 f = 24 MHz f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz 2.5 3.5 4.5 5.5 6.5 100 90 80 70 60 50 40 30 20 10 0 ICCL − VCC TA = +25 °C, external clock operation f = Internal operation frequency f = 8 kHz ICC (mA) 40 30 20 10 0 ICCL (µA) 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICCS − VCC TA = +25 °C, external clock operation f = Internal operation frequency 35 30 25 f = 24 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz 2.5 3.5 4.5 5.5 6.5 50 45 40 35 30 25 20 15 10 5 0 2.5 3.5 ICCLS − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICCS (mA) 20 15 10 5 0 ICCLS (µA) f = 20 MHz f = 8 kHz 4.5 5.5 6.5 VCC (V) VCC (V) ICTS − VCC TA = +25 °C, external clock operation f = Internal operation frequency 400 350 300 250 200 150 100 50 0 2.5 3.5 4.5 5.5 6.5 20 18 16 14 12 10 8 6 4 2 0 ICCT − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICTS (µA) ICCT (µA) f = 2 MHz f = 8 kHz 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICTSPLL6 − VCC TA = +25 °C, external clock operation f = Internal operation frequency 10 9 8 7 6 5 4 3 2 1 0 10 9 8 7 6 5 4 3 2 1 0 ICCH − VCC TA = +25 °C, stopped ICTSPLL6 (mA) f = 24 MHz 2.5 3.5 4.5 5.5 6.5 ICCH (µA) 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) 72 MB90340E Series • MB90F342E, MB90F342ES, MB90F342CE, MB90F342CES ICC − VCC TA = +25 °C, external clock operation f = Internal operation frequency 70 60 50 f = 24 MHz f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz 2.5 3.5 4.5 5.5 6.5 100 90 80 70 60 50 40 30 20 10 0 ICCL − VCC TA = +25 °C, external clock operation f = Internal operation frequency f = 8 kHz ICC (mA) 40 30 20 10 0 ICCL (µA) 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICCS − VCC TA = +25 °C, external clock operation f = Internal operation frequency 35 30 25 f = 24 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz 2.5 3.5 4.5 5.5 6.5 50 45 40 35 30 25 20 15 10 5 0 2.5 3.5 ICCLS − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICCS (mA) 20 15 10 5 0 ICCLS (µA) f = 20 MHz f = 8 kHz 4.5 5.5 6.5 VCC (V) VCC (V) ICTS − VCC TA = +25 °C, external clock operation f = Internal operation frequency 400 350 300 250 200 150 100 50 0 2.5 3.5 4.5 5.5 6.5 20 18 16 14 12 10 8 6 4 2 0 ICCT − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICTS (µA) ICCT (µA) f = 2 MHz f = 8 kHz 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICTSPLL6 − VCC TA = +25 °C, external clock operation f = Internal operation frequency 10 9 8 7 6 5 4 3 2 1 0 10 9 8 7 6 5 4 3 2 1 0 ICCH − VCC TA = +25 °C, stopped ICTSPLL6 (mA) f = 24 MHz 2.5 3.5 4.5 5.5 6.5 ICCH (µA) 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) 73 MB90340E Series • MB90F345E, MB90F345ES, MB90F345CE, MB90F345CES ICC − VCC TA = +25 °C, external clock operation f = Internal operation frequency 70 60 50 f = 24 MHz 100 90 80 70 60 50 40 30 20 10 0 ICCL − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICC (mA) 40 30 20 10 0 2.5 3.5 4.5 5.5 f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz 6.5 ICCL ( A) f = 20 MHz f = 16 MHz f = 8 kHz 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICCS − VCC TA = +25 °C, external clock operation f = Internal operation frequency 35 30 25 f = 24 MHz f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz 2.5 3.5 4.5 5.5 6.5 50 45 40 35 30 25 20 15 10 5 0 ICCLS − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICCS (mA) 20 15 10 5 0 ICCLS ( A) f = 8 kHz 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICTS − VCC TA = +25 °C, external clock operation f = Internal operation frequency 400 350 300 20 18 16 14 12 10 8 6 4 2 0 ICCT − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICTS ( A) 250 200 150 100 50 0 2.5 3.5 4.5 5.5 ICCT ( A) f = 2 MHz f = 8 kHz 6.5 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICTSPLL6 − VCC TA = +25 °C, external clock operation f = Internal operation frequency 10 9 8 7 6 5 4 3 2 1 0 10 9 8 7 6 5 4 3 2 1 0 ICCH − VCC TA = +25 °C, stopped ICTSPLL6 (mA) f = 24 MHz 2.5 3.5 4.5 5.5 6.5 ICCH ( A) 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) 74 MB90340E Series • MB90346E, MB90346ES, MB90346CE, MB90346CES ICC − VCC TA = +25 °C, external clock operation f = Internal operation frequency 70 60 f = 24 MHz 50 100 90 80 70 60 50 40 30 20 10 0 ICCL − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICC (mA) 40 30 20 10 0 2.5 3.5 4.5 5.5 ICCL (µA) f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz 6.5 f = 8 kHz 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICCS − VCC TA = +25 °C, external clock operation f = Internal operation frequency 35 30 f = 24 MHz f = 20 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz 2.5 3.5 4.5 5.5 6.5 f = 16 MHz 50 45 40 35 30 25 20 15 10 5 0 ICCLS − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICCS (mA) 25 20 15 10 5 0 ICCLS (µA) f = 8 kHz 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICTS − VCC TA = +25 °C, external clock operation f = Internal operation frequency 400 350 300 20 18 16 14 12 10 8 6 4 2 0 ICCT − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICTS (µA) 250 200 150 100 50 0 2.5 3.5 4.5 5.5 ICCT (µA) f = 2 MHz f = 8 kHz 6.5 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICTSPLL6 − VCC TA = +25 °C, external clock operation f = Internal operation frequency 10 9 8 7 6 5 4 3 2 1 0 10 9 8 7 6 5 4 3 2 1 0 ICCH − VCC TA = +25 °C, stopped ICTSPLL6 (mA) f = 24 MHz 2.5 3.5 4.5 5.5 6.5 ICCH (µA) 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) 75 MB90340E Series • MB90347E, MB90347ES, MB90347CE, MB90347CES ICC − VCC TA = +25 °C, external clock operation f = Internal operation frequency 70 60 f = 24 MHz 50 100 90 80 70 60 50 40 30 20 10 0 ICCL − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICC (mA) 40 30 20 10 0 2.5 3.5 4.5 5.5 ICCL (µA) f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz 6.5 f = 8 kHz 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICCS − VCC TA = +25 °C, external clock operation f = Internal operation frequency 35 30 f = 24 MHz f = 20 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz 2.5 3.5 4.5 5.5 6.5 f = 16 MHz 50 45 40 35 30 25 20 15 10 5 0 ICCLS − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICCS (mA) 25 20 15 10 5 0 ICCLS (µA) f = 8 kHz 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICTS − VCC TA = +25 °C, external clock operation f = Internal operation frequency 400 350 300 20 18 16 14 12 10 8 6 4 2 0 ICCT − VCC TA = +25 °C, external clock operation f = Internal operation frequency ICTS (µA) 250 200 150 100 50 0 2.5 3.5 4.5 5.5 ICCT (µA) f = 2 MHz f = 8 kHz 6.5 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) ICTSPLL6 − VCC TA = +25 °C, external clock operation f = Internal operation frequency 10 9 8 7 6 5 4 3 2 1 0 10 9 8 7 6 5 4 3 2 1 0 ICCH − VCC TA = +25 °C, stopped ICTSPLL6 (mA) f = 24 MHz 2.5 3.5 4.5 5.5 6.5 ICCH (µA) 2.5 3.5 4.5 5.5 6.5 VCC (V) VCC (V) 76 MB90340E Series • I/O characteristics (VCC−VOH) − IOH TA = +25 °C, VCC = 4.5 V 800 700 1000 900 800 700 600 500 400 300 200 100 0 VOL − IOL TA = +25 °C, VCC = 4.5 V VCC VOH (mV) 600 500 400 300 200 100 0 0 1 2 3 4 5 6 7 8 9 10 VOL (mV) 0 1 2 3 4 5 6 7 8 9 10 IOH (mA) IOL (mA) Automotive VIN − VCC TA = +25 °C 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0.0 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0.0 CMOS VIN − VCC Other than UART-SIN pin and I2C pin TA = +25 °C VIHA VILA VIN (V) VIHS VIN (V) VILS 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0 VCC (V) VCC (V) TTL VIN − VCC TA = +25 °C 2.5 2.3 2.0 1.8 1.5 1.3 1.0 0.8 0.5 0.3 0.0 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0.0 2.5 3.0 CMOS VIN − VCC UART-SIN pin, I2C pin TA = +25 °C VIHS VIN (V) VIHT VILT VIN (V) VILS 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0 VCC (V) VCC (V) 77 MB90340E Series ■ ORDERING INFORMATION Part number MB90F342EPF MB90F342ESPF MB90F342CEPF MB90F342CESPF MB90F342EPFV MB90F342ESPFV MB90F342CEPFV MB90F342CESPFV MB90F343EPF MB90F343ESPF MB90F343CEPF MB90F343CESPF MB90F343EPFV MB90F343ESPFV MB90F343CEPFV MB90F343CESPFV MB90F345EPF MB90F345ESPF MB90F345CEPF MB90F345CESPF MB90F345EPFV MB90F345ESPFV MB90F345CEPFV MB90F345CESPFV MB90F346EPF MB90F346ESPF MB90F346CEPF MB90F346CESPF MB90F346EPFV MB90F346ESPFV MB90F346CEPFV MB90F346CESPFV (Continued) 100-pin plastic LQFP (FPT-100P-M05) 100-pin plastic QFP (FPT-100P-M06) 100-pin plastic LQFP (FPT-100P-M05) 100-pin plastic QFP (FPT-100P-M06) 100-pin plastic LQFP (FPT-100P-M05) 100-pin plastic QFP (FPT-100P-M06) 100-pin plastic LQFP (FPT-100P-M05) 100-pin plastic QFP (FPT-100P-M06) Package Remarks 78 MB90340E Series Part number MB90F347EPF MB90F347ESPF MB90F347CEPF MB90F347CESPF MB90F347EPFV MB90F347ESPFV MB90F347CEPFV MB90F347CESPFV MB90F349EPF MB90F349ESPF MB90F349CEPF MB90F349CESPF MB90F349EPFV MB90F349ESPFV MB90F349CEPFV MB90F349CESPFV MB90341EPF MB90341ESPF MB90341CEPF MB90341CESPF MB90341EPFV MB90341ESPFV MB90341CEPFV MB90341CESPFV MB90342EPF MB90342ESPF MB90342CEPF MB90342CESPF MB90342EPFV MB90342ESPFV MB90342CEPFV MB90342CESPFV Package Remarks 100-pin plastic QFP (FPT-100P-M06) 100-pin plastic LQFP (FPT-100P-M05) 100-pin plastic QFP (FPT-100P-M06) 100-pin plastic LQFP (FPT-100P-M05) 100-pin plastic QFP (FPT-100P-M06) 100-pin plastic LQFP (FPT-100P-M05) 100-pin plastic QFP (FPT-100P-M06) 100-pin plastic LQFP (FPT-100P-M05) (Continued) 79 MB90340E Series (Continued) Part number MB90346EPF MB90346ESPF MB90346CEPF MB90346CESPF MB90346EPFV MB90346ESPFV MB90346CEPFV MB90346CESPFV MB90347EPF MB90347ESPF MB90347CEPF MB90347CESPF MB90347EPFV MB90347ESPFV MB90347CEPFV MB90347CESPFV MB90348EPF MB90348ESPF MB90348CEPF MB90348CESPF MB90348EPFV MB90348ESPFV MB90348CEPFV MB90348CESPFV MB90349EPF MB90349ESPF MB90349CEPF MB90349CESPF MB90349EPFV MB90349ESPFV MB90349CEPFV MB90349CESPFV MB90V340E-101 MB90V340E-102 299-pin ceramic PGA (PGA-299C-A01) For evaluation 100-pin plastic LQFP (FPT-100P-M05) 100-pin plastic QFP (FPT-100P-M06) 100-pin plastic LQFP (FPT-100P-M05) 100-pin plastic QFP (FPT-100P-M06) 100-pin plastic LQFP (FPT-100P-M05) 100-pin plastic QFP (FPT-100P-M06) 100-pin plastic LQFP (FPT-100P-M05) 100-pin plastic QFP (FPT-100P-M06) Package Remarks 80 MB90340E Series ■ PACKAGE DIMENSIONS 100-pin plastic LQFP Lead pitch Package width × package length Lead shape Sealing method Mounting height Weight 0.50 mm 14.0 × 14.0 mm Gullwing Plastic mold 1.70 mm MAX 0.65g P-LFQFP100-14×14-0.50 (FPT-100P-M05) Code (Reference) 100-pin plastic LQFP (FPT-100P-M05) 16.00±0.20(.630±.008)SQ * 14.00±0.10(.551±.004)SQ 75 51 Note 1) * : These dimensions do not include resin protrusion. Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder. 76 50 0.08(.003) Details of "A" part INDEX 1.50 –0.10 .059 –.004 (Mounting height) 26 +0.20 +.008 100 0.10±0.10 (.004±.004) (Stand off) 0.25(.010) 0˚~8˚ "A" 0.50±0.20 (.020±.008) 0.60±0.15 (.024±.006) 1 25 0.50(.020) 0.20±0.05 (.008±.002) 0.08(.003) M 0.145±0.055 (.0057±.0022) C 2003 FUJITSU LIMITED F100007S-c-4-6 Dimensions in mm (inches). Note: The values in parentheses are reference values. Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html (Continued) 81 MB90340E Series (Continued) 100-pin plastic QFP Lead pitch Package width × package length Lead shape Sealing method Mounting height Code (Reference) 0.65 mm 14.00 × 20.00 mm Gullwing Plastic mold 3.35 mm MAX P-QFP100-14×20-0.65 (FPT-100P-M06) 100-pin plastic QFP (FPT-100P-M06) 23.90±0.40(.941±.016) * 20.00±0.20(.787±.008) 80 51 Note 1) * : These dimensions do not include resin protrusion. Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder. 81 50 0.10(.004) 17.90±0.40 (.705±.016) *14.00±0.20 (.551±.008) INDEX Details of "A" part 100 31 1 30 0.25(.010) +0.35 3.00 –0.20 +.014 .118 –.008 (Mounting height) 0~8˚ 0.17±0.06 (.007±.002) 0.80±0.20 (.031±.008) 0.88±0.15 (.035±.006) 0.25±0.20 (.010±.008) (Stand off) 0.65(.026) 0.32±0.05 (.013±.002) 0.13(.005) M "A" C 2002 FUJITSU LIMITED F100008S-c-5-5 Dimensions in mm (inches). Note: The values in parentheses are reference values. Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html 82 MB90340E Series ■ MAIN CHANGES IN THIS EDITION Page 3 37 38 Section ■ FEATURES ■ I/O MAP Address 007E00H to 007FFFH ■ CAN CONTROLLERS Change Results Added a description of the "• Clock modulation circuit". Changed the row 0079C2H Changed as follows; Reserved for CAN Controller 2. Refer to “ ■ CAN CONTROLLERS”→ Reserved Deleted the address of CAN2 39 to 45 The vertical lines marked in the left side of the page show the changes. 83 MB90340E Series The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html FUJITSU LIMITED All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party’s intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein. The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite). Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan. The company names and brand names herein are the trademarks or registered trademarks of their respective owners. Edited Business Promotion Dept. F0706