FUJITSU SEMICONDUCTOR DATA SHEET
FME-MB96330 rev 4
16-bit Proprietary Microcontroller
CMOS
F2MC-16FX MB96330 Series
MB96F336 MB96F338
■ DESCRIPTION
MB96330 series is based on Fujitsu’s advanced 16FX architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established 16LX series - thus allowing for easy migration of 16LX Software to the new 16FX products. 16FX improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time. For highest processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 48MHz operation frequency from an external 4MHz resonator. The result is a minimum instruction cycle time of 20.8ns going together with excellent EMI behavior. An on-chip clock modulation circuit significantly reduces emission peaks in the frequency spectrum. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows to select suitable operation frequencies for peripheral resources independent of the CPU speed. Note: F2MC is the abbreviation of Fujitsu Flexible Microcontroller
For the information for microcontroller supports, see the following web site. This web site includes the "Customer Design Review Supplement" which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.
http://edevice.fujitsu.com/micom/en-support/
Copyright©2010 FUJITSU SEMICONDUCTOR LIMITED All rights reserved 2010.6
MB96330 Series
■ FEATURES
Feature Technology • 0.18µm CMOS • F2MC-16FX CPU • Up to 48 MHz internal, 20.8 ns instruction cycle time CPU • Optimized instruction set for controller applications (bit, byte, word and long-word data types; 23 different addressing modes; barrel shift; variety of pointers) • 8-byte instruction execution queue • Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available • On-chip PLL clock multiplier (x1 - x25, x1 when PLL stop) • 3 MHz - 16 MHz external crystal oscillator clock (maximum frequency when using ceramic resonator depends on Q-factor). • Up to 48 MHz external clock • 32-100 kHz subsystem quartz clock System clock • 100kHz/2MHz internal RC clock for quick and safe startup, oscillator stop detection, watchdog • Clock source selectable from main- and subclock oscillator (part number suffix “W”) and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals. • Low Power Consumption - 13 operating modes : (different Run, Sleep, Timer modes, Stop mode) • Clock modulator On-chip voltage regula- • Internal voltage regulator supports reduced internal MCU voltage, offering low EMI tor and low power consumption figures Low voltage reset Code Security Memory Patch Function DMA Interrupts • Reset is generated when supply voltage is below minimum. • Protects ROM content from unintended read-out • Replaces ROM content • Can also be used to implement embedded debug support • Automatic transfer function independent of CPU, can be assigned freely to resources • Fast Interrupt processing • 8 programmable priority levels • Non-Maskable Interrupt (NMI) Timers • Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer) • Watchdog Timer Description
2
FME-MB96330 rev 4
MB96330 Series
Feature • ISO16845 certified • Bit rates up to 1 Mbit/s • 32 message objects CAN • Each message object has its own identifier mask • Programmable FIFO mode (concatenation of message objects) • Maskable interrupt • Disabled Automatic Retransmission mode for Time Triggered CAN applications • Programmable loop-back mode for self-test operation • Full duplex USARTs (SCI/LIN) USART • Wide range of baud rate settings using a dedicated reload timer • Special synchronous options for adapting to different synchronous serial protocols • LIN functionality working either as master or slave LIN device I2C • Up to 400 kbps • Master and Slave functionality, 7-bit and 10-bit addressing • SAR-type A/D converter • 10-bit resolution • Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger or reload timer • 16-bit wide Reload Timers • Prescaler with 1/21, 1/22, 1/23, 1/24, 1/25, 1/26 of peripheral clock frequency • Event count function Free Running Timers • Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4), Prescaler with 1, 1/21, 1/22, 1/23, 1/24, 1/25, 1/26, 1/27,1/28 of peripheral clock frequency • 16-bit wide Input Capture Units • Signals an interrupt upon external event • Rising edge, falling edge or rising & falling edge sensitive • 16-bit wide Output Compare Units • Signals an interrupt when a match with 16-bit I/O Timer occurs • A pair of compare registers can be used to generate an output signal. • 16-bit down counter, cycle and duty setting registers • Interrupt at trigger, counter borrow and/or duty match Programmable Pulse Generator • PWM operation and one-shot operation • Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock and Reload timer underflow as clock input • Can be triggered by software or reload timer Description • Supports CAN protocol version 2.0 part A and B
FME-MB96330 rev 4
3
MB96330 Series
Feature Description • Can be clocked either from sub oscillator (devices with part number suffix “W”), main oscillator or from the RC oscillator Real Time Clock • Facility to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration) • Read/write accessible second/minute/hour registers • Can signal interrupts every half second/second/minute/hour/day • Internal clock divider and prescaler provide exact 1s clock • Edge sensitive or level sensitive External Interrupts • Interrupt mask and pending bit per channel • Each available CAN channel RX has an external interrupt for wake-up • Selected USART channels SIN have an external interrupt for wake-up • Disabled after reset Non Maskable Interrupt • Once enabled, can not be disabled other than by reset. • Level high or level low sensitive • Pin shared with external interrupt 0. • 8-bit or 16-bit bidirectional data • Up to 24-bit addresses • 6 chip select signals External bus interface • Multiplexed address/data lines • Non-multiplexed address/data lines • Wait state request • External bus master possible • Timing programmable • Monitors an external voltage and generates an interrupt in case of a voltage lower or higher than the defined thresholds Alarm comparator • Threshold voltages defined externally or generated internally • Status is readable, interrupts can be masked separately • Virtually all external pins can be used as general purpose I/O • All push-pull outputs (except when used as I2C SDA/SCL line) • Bit-wise programmable as input/output or peripheral signal I/O Ports • Bit-wise programmable input enable • Bit-wise programmable input levels: Automotive / CMOS-Schmitt trigger / TTL • Bit-wise programmable pull-up resistor • Bit-wise programmable output driving strength for EMI optimization Package • 144-pin plastic LQFP M08
4
FME-MB96330 rev 4
MB96330 Series
Feature Description • Supports automatic programming, Embedded Algorithm • Write/Erase/Erase-Suspend/Resume commands • A flag indicating completion of the algorithm • Number of erase cycles: 10,000 times Flash Memory • Data retention time: 20 years • Erase can be performed on each sector individually • Sector protection • Flash Security feature to protect the content of the Flash • Low voltage detection during Flash erase • USB function (corresponds to USB Full Speed) USB • USB Mini-HOST function • Supports up to 6 endpoints
FME-MB96330 rev 4
5
MB96330 Series
■ PRODUCT LINEUP
Features Product type Product options YS RS YW
MB96V300 Evaluation sample
MB96(F)33xY/R
MB96(F)33xU
Flash product: MB96F33x Mask ROM product: MB9633x
Low voltage reset persistently on / Single clock devices Low voltage reset can be disabled / Single clock devices Low voltage reset persistently on / Dual clock devices NA Low voltage reset can be disabled / Dual clock devices USB / Low voltage reset can be disabled / Single clock devices USB / Low voltage reset can be disabled / Dual clock devices RAM 24KB 32KB ROM/Flash memory emulation by external RAM, 92KB internal RAM BGA416 16 channels 10 channels 2 channels 40 channels yes 6 channels + 1 channel (for PPG) 40 channels No 4 channels + 1 channel (for PPG) 4 channels 12 channels 10 channels 20 channels 5 channels No 3 channels (1 channel for MB96F336U) No 16 channels 1 channel 1 channel 36 channels MB96F336U MB96F338Y, MB96F338R FPT-144P-M08 10 channels 8 channels MB96F338U
RW US UW Flash/ ROM 288KB 544KB Package DMA USART I2C A/D Converter A/D Converter Reference Voltage switch 16-bit Reload Timer 16-bit Free-Running Timer 16-bit Output Compare 16-bit Input Capture 16-bit Programmable Pulse Generator CAN Interface USB External Interrupts Non-Maskable Interrupt
6
FME-MB96330 rev 4
MB96330 Series
Features Real Time Clock I/O Ports Alarm comparator External bus interface Chip select Clock output function Low voltage reset On-chip RC-oscillator 136 MB96V300 MB96(F)33xY/R 1 122 for part number with suffix "W", 124 for part number with suffix "S" 2 channels Yes 6 signals 2 channels Yes Yes 118 for part number with suffix "W", 120 for part number with suffix "S" MB96(F)33xU
FME-MB96330 rev 4
7
MB96330 Series
■ BLOCK DIAGRAM
Block diagram of MB96(F)33xY/R
AD00 ... AD15 A0 ... A23 ALE RDX WRLX/WRX, WRHX HRQ HAKX RDY ECLK LBX, UBX CS0 ... CS5, CS0_R ...CS5_R
External Bus Interface
16FX CPU
CKOT0, CKOT0_R, CKOT1, CKOT1_R CKOTX0, CKOTX1, CKOTX1_R X0, X1 X0A, X1A *1 RSTX NMI, NMI_R MD0...MD2
Interrupt Controller
Flash Memory A
Memory Patch Unit
Clock & Mode Controller
16FX Core Bus (CLKB)
DMA Controller 10ch
Watchdog
Peripheral Bus Bridge
Peripheral Bus Bridge
RAM
Boot ROM
Voltage Regulator
SCL0, SCL1 AVCC AVSS AVRH AVRL AN0 ... AN39 ADTG, ADTG_R TIN0 ... TIN3 TIN0_R, TIN2_R TIN3_R TOT0 ... TOT3 TOT0_R, TOT2_R TOT3_R FRCK0 IN0 ... IN3 OUT0 ... OUT3 FRCK1 IN4 ... IN7 IN4_R, IN5_R OUT4 ... OUT7 OUT6_R, OUT7_R FRCK2_R IN8, IN9 OUT8, OUT9 OUT10_R, OUT11 INT0...INT15 INT0_R...INT15_R INT3_R1, INT5_R1
Peripheral Bus 2 (CLKP2)
SDA0, SDA1
I2C 2 ch.
VCC VSS C CAN Interface 3 ch. TX0 ... TX2, TX2_R RX0 ... RX2, RX2_R
10-bit ADC 40 ch.
Peripheral Bus 1 (CLKP1)
16-bit Reload Timer 4 ch.
I/O Timer 0 ICU 0-3 OCU 0-3 I/O Timer 1 ICU 4-7 OCU 4-7 I/O Timer 2 ICU 8,9 OCU 8,9 I/O Timer 3 OCU 10,11 External Interrupt
USART 8 ch.
SIN0...SIN3, SIN5, SIN9 SIN2_R, SIN7_R ... SIN9_R SOT0...SOT3, SOT5, SOT9 SOT2_R, SOT7_R ... SOT9_R SCK0...SCK3, SCK5 SCK2_R, SCK7_R ... SCK9_R ALARM0 ALARM1
Alarm Comparator 2 ch.
16-bit PPG 20 ch. RLT6
TTG0 ... TTG15, TTG18 TTG8_R ... TTG11_R, TTG16_R ... TTG19_R PPG0 ... PPG19 PPG0_R ... PPG11_R, PPG16R ... PPG19_R
Real Time Clock
WOT
*1: Available only on devices with suffix “W”
8
FME-MB96330 rev 4
MB96330 Series
Block diagram of MB96(F)33xU
AD00 ... AD15 A0 ... A23 ALE RDX WRLX/WRX, WRHX HRQ HAKX RDY ECLK LBX, UBX CS0 ... CS5, CS0_R ...CS5_R
External Bus Interface
16FX CPU
CKOT0, CKOT0_R, CKOT1, CKOT1_R CKOTX0, CKOTX1, CKOTX1_R X0, X1 X0A, X1A *1 RSTX NMI, NMI_R MD0...MD2
Interrupt Controller
Flash Memory A
Memory Patch Unit
Clock & Mode Controller
16FX Core Bus (CLKB)
DMA Controller 10ch
Watchdog
Peripheral Bus Bridge
Peripheral Bus Bridge
Peripheral Bus Bridge
Peripheral Bus 3 (CLK3)
RAM
Boot ROM
Voltage Regulator
SCL0, SCL1 AVCC AVSS AVRH AVRL AN0 ... AN35 ADTG, ADTG_R TIN0 ... TIN3 TIN0_R, TIN2_R TIN3_R TOT0 ... TOT3 TOT0_R, TOT2_R TOT3_R FRCK0 IN0 ... IN3 OUT0 ... OUT3 FRCK1 IN4 ... IN7 IN4_R, IN5_R OUT4 ... OUT7 OUT6_R, OUT7_R FRCK2_R IN8, IN9 OUT8, OUT9 OUT10_R, OUT11 INT0...INT15 INT0_R...INT15_R INT3_R1, INT5_R1
Peripheral Bus 2 (CLKP2)
SDA0, SDA1
I2C 2 ch.
VCC VSS C UDP UDM HCONX VCC3
10-bit ADC 36 ch.
USB
Peripheral Bus 1 (CLKP1)
16-bit Reload Timer 4 ch.
CAN Interface 3 ch. *2
TX0 ... TX2, TX2_R *2 RX0 ... RX2, RX2_R *2
I/O Timer 0 ICU 0-3 OCU 0-3 I/O Timer 1 ICU 4-7 OCU 4-7 I/O Timer 2 ICU 8,9 OCU 8,9 I/O Timer 3 OCU 10,11 External Interrupt
USART 8 ch.
SIN0...SIN3, SIN5, SIN9 SIN2_R, SIN7_R ... SIN9_R SOT0...SOT3, SOT5, SOT9 SOT2_R, SOT7_R ... SOT9_R SCK0...SCK3, SCK5 SCK2_R, SCK7_R ... SCK9_R ALARM0 ALARM1
Alarm Comparator 2 ch.
16-bit PPG 20 ch. RLT6
TTG0 ... TTG15, TTG18 TTG8_R ... TTG11_R, TTG16_R ... TTG19_R PPG0 ... PPG19 PPG0_R ... PPG11_R, PPG16R ... PPG19_R
Real Time Clock
WOT
*1: Available only on devices with suffix “W”
*2 : CAN1 and CAN2 not avalable on MB96F336U
FME-MB96330 rev 4
9
MB96330 Series
■ PIN ASSIGNMENTS
Pin assignment of M96F33xY/R (FPT-144P-M08)
Vcc P00_0/AD00/INT8/SCK7_R/TTG8_R P09_7/OUT3/CS0 P09_6/OUT2/CS1 P09_5/OUT1/CS2 P09_4/OUT0/CS3 P09_3/PPG11/CS4/FRCK2_R P09_2/PPG10/CS5 P09_1/PPG9/LBX P09_0/PPG8/UBX P17_6/OUT11/TTG18/INT3_R P17_4/SOT9/OUT9 P17_3/SIN9/OUT8 P10_4/SIN5/INT5_R1 P10_3/SOT5 P10_2/SCK5 P10_1/TX0 P10_0/RX0/INT8_R P08_7/SCK1 P08_6 / SOT1 P08_5/SIN1/INT1_R P08_4/SCK0/INT15_R P08_3/SOT0/TOT2 P08_2/SIN0/TIN2/INT14_R P08_1/TOT0/INT13_R/CKOT0 P08_0/TIN0/ADTG/INT12_R/CKOTX0 RSTX X1A/P04_1 *1 X0A/P04_0 *1
Vss P00_1/AD01/INT9/SOT7_R/TTG9_R P00_2/AD02/INT10/SIN7_R/TTG10_R P00_3/AD03/INT11/SCK8_R/TTG11_R P00_4/AD04/INT12/SOT8_R/PPG8_R P00_5/AD05/INT13/SIN8_R/PPG9_R P00_6/AD06/INT14/PPG10_R P00_7/AD07/INT15/PPG11_R P01_0/AD08/TIN1/CKOT1/TTG16_R P01_1/AD09/TOT1/CKOTX1/TTG17_R P01_2/AD10/SIN3/INT11_R/TTG18_R P01_3/AD11/SOT3/TTG19_R P01_4/AD12/SCK3/PPG16_R P01_5/AD13/SIN2_R/INT7_R/PPG17_R P01_6/AD14/SOT2_R/PPG18_R P01_7/AD15/SCK2_R/PPG19_R P02_0/A16/PPG12/CKOT1_R P02_1/A17/PPG13 P02_2/A18/PPG14/CKOT0_R P02_3/A19/PPG15 P02_4/A20/IN0/TTG0/TTG8 P02_5/A21/IN1/TTG1/TTG9/ADTG_R P02_6/A22/IN2/TTG2/TTG10 P02_7/A23/IN3/TTG3/TTG11 P03_0/ALE/IN4/TTG4/TTG12/TOT0_R P03_1/RDX/IN5/TTG5/TTG13/TOT2_R P03_2/WR(L)X/INT10_R/RX2 P03_3/WRHX/TX2 P03_4/HRQ/OUT4 P03_5/HAKX/OUT5 P03_6/RDY/OUT6 P03_7/ECLK/OUT7 P11_4/OUT6_R/A0 P11_5/OUT7_R/A1 P11_6/IN4_R/A2 Vcc
108 106 104 102 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 107 105 103 101 109 72 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 1 2 3 4 5 6 7 8 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
Vss X1 X0 MD2 MD1 MD0 Vss
Vcc P15_7/AN39 P15_6/AN38 P15_5/AN37 P15_4/AN36 P15_3/AN35 P15_2/AN34 P15_1/AN33 P15_0/AN32 P14_7/AN31 P14_6/AN30 P14_5/AN29 P14_4/AN28 P14_3/AN27 P14_2/AN26 P14_1/AN25 P14_0/AN24 P07_7/AN23/INT7/SIN9_R P07_6/AN22/INT6/SOT9_R P07_5/AN21/INT5/SCK9_R P07_4/AN20/INT4 P07_3/AN19/INT3 P07_2/AN18/INT2 P07_1/AN17/INT1 P07_0/AN16/INT0/NMI AVss AVRL AVRH AVcc P06_7/AN7/PPG7 P06_6/AN6/PPG6 P06_5/AN5/PPG5/CS5_R P06_4/AN4/PPG4/CS4_R P06_3/AN3/PPG3/CS3_R P06_2/AN2/PPG2/CS2_R Vss P06_0/AN0/PPG0/CS0_R P06_1/AN1/PPG1/CS1_R Vcc
LQFP - 144
Package code (mold) FPT-144P-M08
*1: Devices with suffix W: X0A, X1A Devices with suffix S: P04_0, P04_1 (FPT-144P-M08)
10
P13_5 / PPG17 P13_6/PPG18/IN8 P13_7/PPG19/IN9 P04_2/IN6/RX1/INT9_R/TTG6/TTG14 P04_3/IN7/TX1/TTG7/TTG15 P04_4/SDA0/FRCK0/TIN0_R P04_5/SCL0/FRCK1/TIN2_R P04_6/SDA1 P04_7/SCL1 P05_0/AN8/ALARM0/SIN2/INT3_R1 P05_1/AN9/ALARM1/SOT2 P05_2/AN10/SCK2 P05_3/AN11/TIN3/WOT P05_4/AN12/TOT3/INT2_R P05_5/AN13/INT0_R/NMI_R P05_6/AN14/INT4_R P05_7/AN15/INT5_R/OUT10_R
Vss C P11_7/IN5_R/A3 P12_0/RX2_R/INT6_R/A4 P12_1/TX2_R/A5 P12_2/PPG0_R/A6 P12_3/PPG1_R/A7 P12_4/PPG2_R/A8 P12_5/PPG3_R/A9 P12_6/PPG4_R/A10 P12_7/PPG5_R/A11 P13_0/PPG6_R/A12 P13_1/PPG7_R/A13 P13_2/TIN3_R/A14 P13_3/TOT3_R/A15
P13_4/PPG16
FME-MB96330 rev 4
MB96330 Series
Pin assignment of MB96F33xU (FPT-144P-M08) USB device
Vcc P00_0/AD00/INT8/SCK7_R/TTG8_R P09_7/OUT3/CS0 P09_6/OUT2/CS1 P09_5/OUT1/CS2 P09_4/OUT0/CS3 P09_3/PPG11/CS4/FRCK2_R P09_2/PPG10/CS5 P09_1/PPG9/LBX P09_0/PPG8/UBX P17_6/OUT11/TTG18/INT3_R P17_4/SOT9/OUT9 P17_3/SIN9/OUT8 P10_4/SIN5/INT5_R1 P10_3/SOT5 P10_2/SCK5 P10_1/TX0 P10_0/RX0/INT8_R P08_7/SCK1 P08_6 / SOT1 P08_5/SIN1/INT1_R P08_4/SCK0/INT15_R P08_3/SOT0/TOT2 P08_2/SIN0/TIN2/INT14_R P08_1/TOT0/INT13_R/CKOT0 P08_0/TIN0/ADTG/INT12_R/CKOTX0 RSTX X1A/(P04_1) *1 X0A/(P04_0) *1
Vss P00_1/AD01/INT9/SOT7_R/TTG9_R P00_2/AD02/INT10/SIN7_R/TTG10_R P00_3/AD03/INT11/SCK8_R/TTG11_R P00_4/AD04/INT12/SOT8_R/PPG8_R P00_5/AD05/INT13/SIN8_R/PPG9_R P00_6/AD06/INT14/PPG10_R P00_7/AD07/INT15/PPG11_R P01_0/AD08/TIN1/CKOT1/TTG16_R P01_1/AD09/TOT1/CKOTX1/TTG17_R P01_2/AD10/SIN3/INT11_R/TTG18_R P01_3/AD11/SOT3/TTG19_R P01_4/AD12/SCK3/PPG16_R P01_5/AD13/SIN2_R/INT7_R/PPG17_R P01_6/AD14/SOT2_R/PPG18_R P01_7/AD15/SCK2_R/PPG19_R P02_0/A16/PPG12/CKOT1_R P02_1/A17/PPG13 P02_2/A18/PPG14/CKOT0_R P02_3/A19/PPG15 P02_4/A20/IN0/TTG0/TTG8 P02_5/A21/IN1/TTG1/TTG9/ADTG_R P02_6/A22/IN2/TTG2/TTG10 P02_7/A23/IN3/TTG3/TTG11 P03_0/ALE/IN4/TTG4/TTG12/TOT0_R P03_1/RDX/IN5/TTG5/TTG13/TOT2_R P03_2/WR(L)X/INT10_R/RX2 *2 P03_3/WRHX/TX2 *2 P03_4/HRQ/OUT4 P03_5/HAKX/OUT5 P03_6/RDY/OUT6 P03_7/ECLK/OUT7 P11_4/OUT6_R/A0 P11_5/OUT7_R/A1 P11_6/IN4_R/A2 Vcc
108 106 104 102 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 107 105 103 101 109 72 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 1 2 3 4 5 6 7 8 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
Vss X1 X0 MD2 MD1 MD0 Vss
Vcc UDM UDP Vcc3 HCONX P15_3/AN35 P15_2/AN34 P15_1/AN33 P15_0/AN32 P14_7/AN31 P14_6/AN30 P14_5/AN29 P14_4/AN28 P14_3/AN27 P14_2/AN26 P14_1/AN25 P14_0/AN24 P07_7/AN23/INT7/SIN9_R P07_6/AN22/INT6/SOT9_R P07_5/AN21/INT5/SCK9_R P07_4/AN20/INT4 P07_3/AN19/INT3 P07_2/AN18/INT2 P07_1/AN17/INT1 P07_0/AN16/INT0/NMI AVss AVRL AVRH AVcc P06_7/AN7/PPG7 P06_6/AN6/PPG6 P06_5/AN5/PPG5/CS5_R P06_4/AN4/PPG4/CS4_R P06_3/AN3/PPG3/CS3_R P06_2/AN2/PPG2/CS2_R Vss P06_0/AN0/PPG0/CS0_R P06_1/AN1/PPG1/CS1_R Vcc
LQFP - 144
Package code (mold) FPT-144P-M08
*1: Devices with suffix W: X0A, X1A Devices with suffix S: P04_0, P04_1
*2: TX1, RX1, TX2, RX2, TX2_R, RX2_R not available on MB96F336U
(FPT-144P-M08)
FME-MB96330 rev 4
P13_5 / PPG17 P13_6/PPG18/IN8 P13_7/PPG19/IN9 P04_2/IN6/RX1/INT9_R/TTG6/TTG14 *2 P04_3/IN7/TX1/TTG7/TTG15 *2 P04_4/SDA0/FRCK0/TIN0_R P04_5/SCL0/FRCK1/TIN2_R P04_6/SDA1 P04_7/SCL1 P05_0/AN8/ALARM0/SIN2/INT3_R1 P05_1/AN9/ALARM1/SOT2 P05_2/AN10/SCK2 P05_3/AN11/TIN3/WOT P05_4/AN12/TOT3/INT2_R P05_5/AN13/INT0_R/NMI_R P05_6/AN14/INT4_R P05_7/AN15/INT5_R/OUT10_R
Vss C P11_7/IN5_R/A3 P12_0/RX2_R/INT6_R/A4 *2 P12_1/TX2_R/A5 *2 P12_2/PPG0_R/A6 P12_3/PPG1_R/A7 P12_4/PPG2_R/A8 P12_5/PPG3_R/A9 P12_6/PPG4_R/A10 P12_7/PPG5_R/A11 P13_0/PPG6_R/A12 P13_1/PPG7_R/A13 P13_2/TIN3_R/A14 P13_3/TOT3_R/A15
P13_4/PPG16
11
MB96330 Series
■ PIN FUNCTION DESCRIPTION
Pin Function description (1 of 3) Pin name ADn ADTG ADTG_R ALARMn ALE An ANn AVCC AVRH AVRL AVSS C CKOTn CKOTn_R CKOTXn CKOTXn_R ECLK CSn CSn_R FRCKn FRCKn_R HAKX HCONX HRQ INn INn_R INTn INTn_R Feature External bus ADC ADC Alarm comparator External bus External bus ADC Supply ADC ADC Supply Voltage regulator Clock output function Clock output function Clock output function Clock output function External bus External bus External bus Free Running Timer Free Running Timer External bus USB External bus ICU ICU External Interrupt External Interrupt Description External bus interface (non multiplexed mode) data input/ output. External bus interface (multiplexed mode) address output and data input/output A/D converter trigger input Relocated A/D converter trigger input Alarm Comparator n input External bus Address Latch Enable output External bus non-multiplexed address output A/D converter channel n input Analog circuits power supply A/D converter high reference voltage input A/D converter low reference voltage input Analog circuits power supply Internally regulated power supply stabilization capacitor pin Clock Output function n output Relocated Clock Output function n output Clock Output function n inverted output Relocated Clock Output function n inverted output External bus clock output External bus chip select n output Relocated External bus chip select n output Free Running Timer n input Relocated Free Running Timer n input External bus Hold Acknowledge USB connection to host or hub External bus Hold Request Input Capture Unit n input Relocated Input Capture Unit n input External Interrupt n input Relocated External Interrupt n input
12
FME-MB96330 rev 4
MB96330 Series
Pin Function description (2 of 3) Pin name LBX MDn NMI NMI_R OUTn OUTn_R Pxx_n PPGn PPGn_R RDX RDY RSTX RXn RXn_R SCKn SCKn_R SCLn SDAn SINn SINn_R SOTn SOTn_R TINn TINn_R TOTn TOTn_R TTGn TTGn_R TXn TXn_R Feature External bus Core External Interrupt External Interrupt OCU OCU GPIO PPG PPG External bus External bus Core CAN CAN USART USART I2C I2C USART USART USART USART Reload Timer Reload Timer Reload Timer Reload Timer PPG PPG CAN CAN Description External Bus Interface Lower Byte select strobe output Input pins for specifying the operating mode. Non-Maskable Interrupt input Relocated Non-Maskable Interrupt input Output Compare Unit n waveform output Relocated Output Compare Unit n waveform output General purpose IO Programmable Pulse Generator n output Relocated Programmable Pulse Generator n output External bus interface read strobe output External bus interface external wait state request input Reset input CAN interface n RX input Relocated CAN interface n RX input USART n serial clock input/output Relocated USART n serial clock input/output I2C interface n clock I/O input/output I2C interface n serial data I/O input/output USART n serial data input Relocated USART n serial data input USART n serial data output Relocated USART n serial data output Reload Timer n event input Relocated Reload Timer n event input Reload Timer n output Relocated Reload Timer n output Programmable Pulse Generator n trigger input Relocated Programmable Pulse Generator n trigger input CAN interface n TX output Relocated CAN interface n TX output
FME-MB96330 rev 4
13
MB96330 Series
Pin Function description (3 of 3) Pin name UBX UDM UDP VCC VCC3 VSS WOT WRHX WRLX/WRX X0 X0A X1 X1A Feature External bus USB USB Supply Supply Supply RTC External bus External bus Clock Clock Clock Clock Description External Bus Interface Upper Byte select strobe output USB minus USB plus Power supply USB Power supply Power supply Real Timer clock output External bus High byte write strobe output External bus Low byte / Word write strobe output Oscillator input Subclock Oscillator input (only for devices with suffix "W") Oscillator output Subclock Oscillator output (only for devices with suffix "W")
14
FME-MB96330 rev 4
MB96330 Series
■ PIN CIRCUIT TYPE
FPT-144P-M08 Pin no. MB96(F)33xY/R 1 2 3 to 21 22 to 25 26 to 35 36, 37 38 to 43 44 45 46 to 47 48 to 67 68 69 70, 71 72, 73 74 to 76 77, 78 79 80, 81 80, 81 82 83 to 107 108, 109 110 to 143 144 I I I Supply C A Supply B *2 H *3 E H Supply H Supply Circuit type *1 MB96(F)33xU (USB device) Supply F H N I Supply I Supply G Supply I O Supply (3.3V) P
*1: Please refer to “■ I/O CIRCUIT TYPE” for details on the I/O circuit types *2: Devices with suffix ”W” *3: Devices without suffix ”W”
FME-MB96330 rev 4
15
MB96330 Series
■ I/O CIRCUIT TYPE
Type A
X1
R
Circuit
Remarks High-speed oscillation circuit: • Programmable between oscillation mode (external crystal or resonator connected to X0/X1 pins) and Fast external Clock Input (FCI) mode (external clock connected to X0 pin) • Programmable feedback resistor = approx. 2 * 0.5 MΩ. Feedback resistor is grounded in the center when the oscillator is disabled or in FCI mode
0 MRFBE 1
Xout
R
FCI
X0
FCI or osc disable
B
X1A
R
Xout
Low-speed oscillation circuit: • Programmable feedback resistor = approx. 2 * 5 MΩ. Feedback resistor is grounded in the center when the oscillator is disabled
SRFBE
R
X0A
osc disable
C
R Hysteresis inputs
• Mask ROM and EVA device: CMOS Hysteresis input pin • Flash device: CMOS input pin • CMOS Hysteresis input pin • Pull-up resistor value: approx. 50 kΩ
E
Pull-up Resistor R Hysteresis inputs
16
FME-MB96330 rev 4
MB96330 Series
Type F Circuit Remarks • Power supply input protection circuit
G
ANE AVR ANE
• A/D converter ref+ (AVRH) power supply input pin with protection circuit • Flash devices do not have a protection circuit against VCC for pins AVRH
H
pull-up control
Pout
Nout R Standby control for input shutdown Standby control for input shutdown Standby control for input shutdown Standby control for input shutdown Hysteresis input
• CMOS level output (programmable IOL = 5mA, IOH = -5mA and IOL = 2mA, IOH = -2mA) • 2 different CMOS hysteresis inputs with input shutdown function • Automotive input with input shutdown function • TTL input with input shutdown function • Programmable pull-up resistor: 50kΩ approx.
Hysteresis input
Automotive input
TTL input
FME-MB96330 rev 4
17
MB96330 Series
Type I
Pull-up control
Circuit
Remarks • CMOS level output (programmable IOL = 5mA, IOH = -5mA and IOL = 2mA, IOH = -2mA) • 2 different CMOS hysteresis inputs with input shutdown function • Automotive input with input shutdown function • TTL input with input shutdown function. • Programmable pull-up resistor: 50kΩ approx. • Analog input
Pout
Nout R Standby control for input shutdown Standby control for input shutdown Standby control for input shutdown Standby control for input shutdown Hysteresis input
Hysteresis input
Automotive input
TTL input Analog input
N
pull-up control
Pout
• CMOS level output (IOL = 3mA, IOH = -3mA) • 2 different CMOS hysteresis inputs with input shutdown function • Automotive input with input shutdown function • TTL input with input shutdown function • Programmable pull-up resistor: 50kΩ approx. *1: N-channel transistor has slew rate control according to I2C spec, irrespective of usage
Nout *1 R Standby control for input shutdown Standby control for input shutdown Standby control for input shutdown Standby control for input shutdown Hysteresis input
Hysteresis input
Automotive input
TTL input
18
FME-MB96330 rev 4
MB96330 Series
Type O
pull-up control
Circuit
Remarks HCONX • Available only for device with suffix “U”
Pout (Always disabled)
Nout R Standby control for input shutdown Standby control for input shutdown Standby control for input shutdown Standby control for input shutdown Hysteresis input
Hysteresis input
Automotive inputs
TTL input Analog input
P
D+ Input
USB IO cell: UDP and UDM • Available only for device with suffix “U”
D- Input
D+ DDifferential Input
Direction D+ output
D- output
FME-MB96330 rev 4
19
MB96330 Series
■ MEMORY MAP
MB96V300B
FF:FFFFH
MB96(F)33x
Emulation ROM
DE:0000H
USER ROM / External Bus*4
External Bus
External Bus
10:0000H 0F:E000H
Boot-ROM
Boot-ROM
Reserved
0E:0000H
Reserved External RAM
02:0000H
Internal RAM bank 1
01:0000H
RAMEND1*2 RAMSTART12
Reserved Internal RAM bank 1 Reserved ROM/RAM MIRROR Internal RAM bank 0 Reserved
RAM availability depending on the device
ROM/RAM MIRROR
00:8000H
Internal RAM bank 0
RAMSTART0*3
00:0C00H
RAMSTART0
*2
External Bus end address*2 External Bus
External Bus Peripherals Peripherals GPR*1 DMA External Bus Peripheral
00:0380H 00:0180H 00:0100H 00:00F0H 00:0000H
GPR*1 DMA External Bus Peripheral
*1: Unused GPR banks can be used as RAM area *2: For External Bus end address and RAMSTART/END addresses, please refer to the table on the next page. *3: For EVA device, RAMSTART0 depends on the configuration of the emulated device. *4: For details about USER ROM area, see the ■ USER ROM MEMORY MAP FOR FLASH DEVICES on the following pages. The External Bus area and DMA area are only available if the device contains the corresponding resource. The available RAM and ROM area depends on the device.
20
FME-MB96330 rev 4
MB96330 Series
■ RAMSTART/END AND EXTERNAL BUS END ADDRESSES
Devices MB96F336 MB96F338, MB96338 Bank 0 Bank 1 External Bus RAM size RAM size end address 24KByte 28KByte 4kB 00:11FFH 00:11FFH RAMSTART0 00:2240H 00:1240H RAMSTART1 RAMEND1 01:8000H 01:8FFFH
FME-MB96330 rev 4
21
MB96330 Series
■ USER ROM MEMORY MAP FOR FLASH DEVICES
MB96F338Y MB96F338R MB96F338U
Flash size 544kByte
MB96F336U
Alternative mode CPU address
FF:FFFFH FF:0000H FE:FFFFH FE:0000H FD:FFFFH FD:0000H FC:FFFFH FC:0000H FB:FFFFH FB:0000H FA:FFFFH FA:0000H F9:FFFFH F9:0000H F8:FFFFH F8:0000H F7:FFFFH F7:0000H F6:FFFFH F6:0000H F5:FFFFH F5:0000H F4:FFFFH F4:0000H F3:FFFFH F3:0000H F2:FFFFH F2:0000H F1:FFFFH F1:0000H F0:FFFFH F0:0000H E0:FFFFH
Flash memory mode address
3F:FFFFH 3F:0000H 3E:FFFFH 3E:0000H 3D:FFFFH 3D:0000H 3C:FFFFH 3C:0000H 3B:FFFFH 3B:0000H 3A:FFFFH 3A:0000H 39:FFFFH 39:0000H 38:FFFFH 38:0000H 37:FFFFH 37:0000H 36:FFFFH 36:0000H 35:FFFFH 35:0000H 34:FFFFH 34:0000H 33:FFFFH 33:0000H 32:FFFFH 32:0000H 31:FFFFH 31:0000H 30:FFFFH 30:0000H
Flash size 288kByte
S39 - 64K S38 - 64K S37 - 64K S36 - 64K
S39 - 64K S38 - 64K S37 - 64K S36 - 64K S35 - 64K S34 - 64K S33 - 64K S32 - 64K
Flash A
External bus External bus
E0:0000H DF:FFFFH DF:8000H DF:7FFFH DF:6000H DF:5FFFH DF:4000H DF:3FFFH DF:2000H DF:1FFFH DF:0000H DE:FFFFH DE:0000H
Reserved
1F:7FFFH 1F:6000H 1F:5FFFH 1F:4000H 1F:3FFFH 1F:2000H 1F:1FFFH 1F:0000H
Reserved SA3 - 8K SA2 - 8K SA1 - 8K SA0 - 8K *1 Reserved
SA3 - 8K SA2 - 8K SA1 - 8K SA0 - 8K *1 Reserved
Flash A
*1: Sector SA0 contains the ROM Configuration Block RCBA at CPU address DF:0000H - DF:007FH
22
FME-MB96330 rev 4
MB96330 Series
■ SERIAL PROGRAMMING COMMUNICATION INTERFACE
USART pins for Flash serial programming (MD[2:0] = 010) MB96F33x Pin number USART Number LQFP-144 85 86 87 88 89 90 26 27 28 119 120 121 USART3 USART2 USART1 USART0 SIN0 SOT0 SCK0 SIN1 SOT1 SCK1 SIN2 SOT2 SCK2 SIN3 SOT3 SCK3 Normal function
Note: If a Flash programmer and its software needs to use a handshaking pin, Fujitsu suggests to the tool vendor to support at least port P00_1 on pin 110. If handshaking is used by the tool but P00_1 is not available in customer’s application, Fujitsu suggests to the customer to check the tool manual or to contact the tool vendor for alternative handshaking pins.
FME-MB96330 rev 4
23
MB96330 Series
■ I/O MAP
I/O map MB96(F)33x (1 of 41) Address 000000H 000001H 000002H 000003H 000004H 000005H 000006H 000007H 000008H 000009H 00000AH 00000BH 00000CH 00000DH 00000EH 00000FH 000010H 000011H 000012H000017H 000018H 000019H 00001AH 00001BH 00001CH 00001DH 00001EH 00001FH 000020H Register I/O Port P00 - Port Data Register I/O Port P01 - Port Data Register I/O Port P02 - Port Data Register I/O Port P03 - Port Data Register I/O Port P04 - Port Data Register I/O Port P05 - Port Data Register I/O Port P06 - Port Data Register I/O Port P07 - Port Data Register I/O Port P08 - Port Data Register I/O Port P09 - Port Data Register I/O Port P10 - Port Data Register I/O Port P11 - Port Data Register I/O Port P12 - Port Data Register I/O Port P13 - Port Data Register I/O Port P14 - Port Data Register I/O Port P15 - Port Data Register Reserved I/O Port P17 - Port Data Register Reserved ADC0 - Control Status register Low ADC0 - Control Status register High ADC0 - Data Register Low ADC0 - Data Register High ADC0 - Setting Register ADC0 - Setting Register ADC0 - Extended Configuration Register Reserved FRT0 - Data register of free-running timer TCDT0 ADECR ADCSL ADCSH ADCRL ADCRH ADSR ADCR ADCS PDR17 Abbreviation 8-bit access PDR00 PDR01 PDR02 PDR03 PDR04 PDR05 PDR06 PDR07 PDR08 PDR09 PDR10 PDR11 PDR12 PDR13 PDR14 PDR15 Abbreviation 16-bit access Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R R R/W R/W R/W R/W
24
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (2 of 41) Address 000021H 000022H 000023H 000024H 000025H 000026H 000027H 000028H 000029H 00002AH 00002BH 00002CH 00002DH 00002EH 00002FH 000030H 000031H 000032H 000033H 000034H 000035H 000036H 000037H 000038H 000039H 00003AH 00003BH Register FRT0 - Data register of free-running timer FRT0 - Control status register of free-running timer Low FRT0 - Control status register of free-running timer High FRT1 - Data register of free-running timer FRT1 - Data register of free-running timer FRT1 - Control status register of free-running timer Low FRT1 - Control status register of free-running timer High OCU0 - Output Compare Control Status OCU1 - Output Compare Control Status OCU0 - Compare Register OCU0 - Compare Register OCU1 - Compare Register OCU1 - Compare Register OCU2 - Output Compare Control Status OCU3 - Output Compare Control Status OCU2 - Compare Register OCU2 - Compare Register OCU3 - Compare Register OCU3 - Compare Register OCU4 - Output Compare Control Status OCU5 - Output Compare Control Status OCU4 - Compare Register OCU4 - Compare Register OCU5 - Compare Register OCU5 - Compare Register OCU6 - Output Compare Control Status OCU7 - Output Compare Control Status OCS6 OCS7 OCCP5 OCS4 OCS5 OCCP4 OCCP3 OCS2 OCS3 OCCP2 OCCP1 TCCSL1 TCCSH1 OCS0 OCS1 OCCP0 TCCS1 TCCSL0 TCCSH0 TCDT1 TCCS0 Abbreviation 8-bit access Abbreviation 16-bit access Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
FME-MB96330 rev 4
25
MB96330 Series
I/O map MB96(F)33x (3 of 41) Address 00003CH 00003DH 00003EH 00003FH 000040H 000041H 000042H 000043H 000044H 000045H 000046H 000047H 000048H 000049H 00004AH 00004BH 00004CH 00004DH 00004EH 00004FH 000050H 000051H 000052H 000053H 000054H 000055H 000056H 000057H 000058H Register OCU6 - Compare Register OCU6 - Compare Register OCU7 - Compare Register OCU7 - Compare Register ICU0/ICU1 - Control Status Register ICU0/ICU1 - Edge register ICU0 - Capture Register Low ICU0 - Capture Register High ICU1 - Capture Register Low ICU1 - Capture Register High ICU2/ICU3 - Control Status Register ICU2/ICU3 - Edge register ICU2 - Capture Register Low ICU2 - Capture Register High ICU3 - Capture Register Low ICU3 - Capture Register High ICU4/ICU5 - Control Status Register ICU4/ICU5 - Edge register ICU4 - Capture Register Low ICU4 - Capture Register High ICU5 - Capture Register Low ICU5 - Capture Register High ICU6/ICU7 - Control Status Register ICU6/ICU7 - Edge register ICU6 - Capture Register Low ICU6 - Capture Register High ICU7 - Capture Register Low ICU7 - Capture Register High EXTINT0 - External Interrupt Enable Register ICS01 ICE01 IPCPL0 IPCPH0 IPCPL1 IPCPH1 ICS23 ICE23 IPCPL2 IPCPH2 IPCPL3 IPCPH3 ICS45 ICE45 IPCPL4 IPCPH4 IPCPL5 IPCPH5 ICS67 ICE67 IPCPL6 IPCPH6 IPCPL7 IPCPH7 ENIR0 IPCP7 IPCP6 IPCP5 IPCP4 IPCP3 IPCP2 IPCP1 IPCP0 OCCP7 Abbreviation 8-bit access Abbreviation 16-bit access OCCP6 Access R/W R/W R/W R/W R/W R/W R R R R R/W R/W R R R R R/W R/W R R R R R/W R/W R R R R R/W
26
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (4 of 41) Address 000059H 00005AH 00005BH 00005CH 00005DH 00005EH 00005FH 000060H 000061H 000062H 000062H 000063H 000063H 000064H 000065H 000066H 000066H 000067H 000067H 000068H 000069H 00006AH 00006AH 00006BH 00006BH 00006CH 00006DH 00006EH 00006EH Register EXTINT0 - External Interrupt Interrupt request Register EXTINT0 - External Interrupt Level Select Low EXTINT0 - External Interrupt Level Select High EXTINT1 - External Interrupt Enable Register EXTINT1 - External Interrupt Interrupt request Register EXTINT1 - External Interrupt Level Select Low EXTINT1 - External Interrupt Level Select High RLT0 - Timer Control Status Register Low RLT0 - Timer Control Status Register High RLT0 - Reload Register - for writing RLT0 - Reload Register - for reading RLT0 - Reload Register - for writing RLT0 - Reload Register - for reading RLT1 - Timer Control Status Register Low RLT1 - Timer Control Status Register High RLT1 - Reload Register - for writing RLT1 - Reload Register - for reading RLT1 - Reload Register - for writing RLT1 - Reload Register - for reading RLT2 - Timer Control Status Register Low RLT2 - Timer Control Status Register High RLT2 - Reload Register - for writing RLT2 - Reload Register - for reading RLT2 - Reload Register - for writing RLT2 - Reload Register - for reading RLT3 - Timer Control Status Register Low RLT3 - Timer Control Status Register High RLT3 - Reload Register - for writing RLT3 - Reload Register - for reading TMCSRL3 TMCSRH3 TMRLR3 TMR3 TMCSR3 TMCSRL2 TMCSRH2 TMRLR2 TMR2 TMCSR2 TMCSRL1 TMCSRH1 TMRLR1 TMR1 TMCSR1 Abbreviation 8-bit access EIRR0 ELVRL0 ELVRH0 ENIR1 EIRR1 ELVRL1 ELVRH1 TMCSRL0 TMCSRH0 TMRLR0 TMR0 TMCSR0 ELVR1 ELVR0 Abbreviation 16-bit access Access R/W R/W R/W R/W R/W R/W R/W R/W R/W W R W R R/W R/W W R W R R/W R/W W R W R R/W R/W W R
FME-MB96330 rev 4
27
MB96330 Series
I/O map MB96(F)33x (5 of 41) Address 00006FH 00006FH 000070H 000071H 000072H 000072H 000073H 000073H 000074H 000075H 000076H 000077H 000078H 000079H 00007AH 00007BH 00007CH 00007DH 00007EH 00007FH 000080H 000081H 000082H 000083H 000084H 000085H Register RLT3 - Reload Register - for writing RLT3 - Reload Register - for reading RLT6 - Timer Control Status Register Low (dedic. RLT for PPG) RLT6 - Timer Control Status Register High (dedic. RLT for PPG) RLT6 - Reload Register (dedic. RLT for PPG) - for writing RLT6 - Reload Register (dedic. RLT for PPG) - for reading RLT6 - Reload Register (dedic. RLT for PPG) - for writing RLT6 - Reload Register (dedic. RLT for PPG) - for reading PPG3-PPG0 - General Control register 1 Low PPG3-PPG0 - General Control register 1 High PPG3-PPG0 - General Control register 2 Low PPG3-PPG0 - General Control register 2 High PPG0 - Timer register PPG0 - Timer register PPG0 - Period setting register PPG0 - Period setting register PPG0 - Duty cycle register PPG0 - Duty cycle register PPG0 - Control status register Low PPG0 - Control status register High PPG1 - Timer register PPG1 - Timer register PPG1 - Period setting register PPG1 - Period setting register PPG1 - Duty cycle register PPG1 - Duty cycle register PDUT1 PCSR1 PCNL0 PCNH0 PTMR1 PCN0 PDUT0 PCSR0 GCN1L0 GCN1H0 GCN2L0 GCN2H0 PTMR0 GCN20 GCN10 TMCSRL6 TMCSRH6 TMRLR6 TMR6 TMCSR6 Abbreviation 8-bit access Abbreviation 16-bit access Access W R R/W R/W W R W R R/W R/W R/W R/W R R W W W W R/W R/W R R W W W W
28
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (6 of 41) Address 000086H 000087H 000088H 000089H 00008AH 00008BH 00008CH 00008DH 00008EH 00008FH 000090H 000091H 000092H 000093H 000094H 000095H 000096H 000097H 000098H 000099H 00009AH 00009BH 00009CH 00009DH 00009EH 00009FH 0000A0H 0000A1H 0000A2H 0000A3H Register PPG1 - Control status register Low PPG1 - Control status register High PPG2 - Timer register PPG2 - Timer register PPG2 - Period setting register PPG2 - Period setting register PPG2 - Duty cycle register PPG2 - Duty cycle register PPG2 - Control status register Low PPG2 - Control status register High PPG3 - Timer register PPG3 - Timer register PPG3 - Period setting register PPG3 - Period setting register PPG3 - Duty cycle register PPG3 - Duty cycle register PPG3 - Control status register Low PPG3 - Control status register High PPG7-PPG4 - General Control register 1 Low PPG7-PPG4 - General Control register 1 High PPG7-PPG4 - General Control register 2 Low PPG7-PPG4 - General Control register 2 High PPG4 - Timer register PPG4 - Timer register PPG4 - Period setting register PPG4 - Period setting register PPG4 - Duty cycle register PPG4 - Duty cycle register PPG4 - Control status register Low PPG4 - Control status register High PCNL4 PCNH4 PCN4 PDUT4 PCSR4 PCNL3 PCNH3 GCN1L1 GCN1H1 GCN2L1 GCN2H1 PTMR4 GCN21 GCN11 PCN3 PDUT3 PCSR3 PCNL2 PCNH2 PTMR3 PCN2 PDUT2 PCSR2 Abbreviation 8-bit access PCNL1 PCNH1 PTMR2 Abbreviation 16-bit access PCN1 Access R/W R/W R R W W W W R/W R/W R R W W W W R/W R/W R/W R/W R/W R/W R R W W W W R/W R/W
FME-MB96330 rev 4
29
MB96330 Series
I/O map MB96(F)33x (7 of 41) Address 0000A4H 0000A5H 0000A6H 0000A7H 0000A8H 0000A9H 0000AAH 0000ABH 0000ACH 0000ADH 0000AEH 0000AFH 0000B0H 0000B1H 0000B2H 0000B3H 0000B4H 0000B5H 0000B6H 0000B7H 0000B8H 0000B9H 0000BAH 0000BBH 0000BCH 0000BDH 0000BEH 0000BFH 0000C0H 0000C1H Register PPG5 - Timer register PPG5 - Timer register PPG5 - Period setting register PPG5 - Period setting register PPG5 - Duty cycle register PPG5 - Duty cycle register PPG5 - Control status register Low PPG5 - Control status register High I2C0 - Bus Status Register I2C0 - Bus Control Register I2C0 - Ten bit Slave address Register Low I2C0 - Ten bit Slave address Register High I2C0 - Ten bit Address mask Register Low I2C0 - Ten bit Address mask Register High I2C0 - Seven bit Slave address Register I2C0 - Seven bit Address mask Register I2C0 - Data Register I2C0 - Clock Control Register I2C1 - Bus Status Register I2C1 - Bus Control Register I2C1 - Ten bit Slave address Register Low I2C1 - Ten bit Slave address Register High I2C1 - Ten bit Address mask Register Low I2C1 - Ten bit Address mask Register High I2C1 - Seven bit Slave address Register I2C1 - Seven bit Address mask Register I2C1 - Data Register I2C1 - Clock Control Register USART0 - Serial Mode Register USART0 - Serial Control Register PCNL5 PCNH5 IBSR0 IBCR0 ITBAL0 ITBAH0 ITMKL0 ITMKH0 ISBA0 ISMK0 IDAR0 ICCR0 IBSR1 IBCR1 ITBAL1 ITBAH1 ITMKL1 ITMKH1 ISBA1 ISMK1 IDAR1 ICCR1 SMR0 SCR0 ITMK1 ITBA1 ITMK0 ITBA0 PCN5 PDUT5 PCSR5 Abbreviation 8-bit access Abbreviation 16-bit access PTMR5 Access R R W W W W R/W R/W R R/W R/W R/W R/W R/W R/W R/W R/W R/W R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
30
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (8 of 41) Address 0000C2H 0000C2H 0000C3H 0000C4H 0000C5H 0000C6H 0000C7H 0000C8H 0000C9H 0000CAH 0000CBH 0000CCH 0000CCH 0000CDH 0000CEH 0000CFH 0000D0H 0000D1H 0000D2H 0000D3H 0000D4H 0000D5H 0000D6H 0000D6H 0000D7H 0000D8H 0000D9H 0000DAH 0000DBH 0000DCH Register USART0 - TX Register USART0 - RX Register USART0 - Serial Status USART0 - Control/Com. Register USART0 - Ext. Status Register USART0 - Baud Rate Generator Register Low USART0 - Baud Rate Generator Register High USART0 - Extended Serial Interrupt Register Reserved USART1 - Serial Mode Register USART1 - Serial Control Register USART1 - TX Register USART1 - RX Register USART1 - Serial Status USART1 - Control/Com. Register USART1 - Ext. Status Register USART1 - Baud Rate Generator Register Low USART1 - Baud Rate Generator Register High USART1 - Extended Serial Interrupt Register Reserved USART2 - Serial Mode Register USART2 - Serial Control Register USART2 - TX Register USART2 - RX Register USART2 - Serial Status USART2 - Control/Com. Register USART2 - Ext. Status Register USART2 - Baud Rate Generator Register Low USART2 - Baud Rate Generator Register High USART2 - Extended Serial Interrupt Register SMR2 SCR2 TDR2 RDR2 SSR2 ECCR2 ESCR2 BGRL2 BGRH2 ESIR2 BGR2 SMR1 SCR1 TDR1 RDR1 SSR1 ECCR1 ESCR1 BGRL1 BGRH1 ESIR1 BGR1 Abbreviation 8-bit access TDR0 RDR0 SSR0 ECCR0 ESCR0 BGRL0 BGRH0 ESIR0 BGR0 Abbreviation 16-bit access Access W R R/W R/W R/W R/W R/W R/W R/W R/W W R R/W R/W R/W R/W R/W R/W R/W R/W W R R/W R/W R/W R/W R/W R/W
FME-MB96330 rev 4
31
MB96330 Series
I/O map MB96(F)33x (9 of 41) Address 0000DDH 0000DEH 0000DFH 0000E0H 0000E0H 0000E1H 0000E2H 0000E3H 0000E4H 0000E5H 0000E6H 0000E7H0000EFH 0000F0H0000FFH 000100H 000101H 000102H 000103H 000104H 000105H 000106H 000107H 000108H 000109H 00010AH 00010BH 00010CH 00010DH 00010EH 00010FH Reserved USART3 - Serial Mode Register USART3 - Serial Control Register USART3 - TX Register USART3 - RX Register USART3 - Serial Status USART3 - Control/Com. Register USART3 - Ext. Status Register USART3 - Baud Rate Generator Register Low USART3 - Baud Rate Generator Register High USART3 - Extended Serial Interrupt Register Reserved External Bus area DMA0 - Buffer address pointer low byte DMA0 - Buffer address pointer middle byte DMA0 - Buffer address pointer high byte DMA0 - DMA control register DMA0 - I/O register address pointer low byte DMA0 - I/O register address pointer high byte DMA0 - Data counter low byte DMA0 - Data counter high byte DMA1 - Buffer address pointer low byte DMA1 - Buffer address pointer middle byte DMA1 - Buffer address pointer high byte DMA1 - DMA control register DMA1 - I/O register address pointer low byte DMA1 - I/O register address pointer high byte DMA1 - Data counter low byte DMA1 - Data counter high byte EXTBUS0 BAPL0 BAPM0 BAPH0 DMACS0 IOAL0 IOAH0 DCTL0 DCTH0 BAPL1 BAPM1 BAPH1 DMACS1 IOAL1 IOAH1 DCTL1 DCTH1 DCT1 IOA1 DCT0 IOA0 SMR3 SCR3 TDR3 RDR3 SSR3 ECCR3 ESCR3 BGRL3 BGRH3 ESIR3 BGR3 Register Abbreviation 8-bit access Abbreviation 16-bit access Access R/W R/W W R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
32
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (10 of 41) Address 000110H 000111H 000112H 000113H 000114H 000115H 000116H 000117H 000118H 000119H 00011AH 00011BH 00011CH 00011DH 00011EH 00011FH 000120H 000121H 000122H 000123H 000124H 000125H 000126H 000127H 000128H 000129H 00012AH 00012BH 00012CH 00012DH Register DMA2 - Buffer address pointer low byte DMA2 - Buffer address pointer middle byte DMA2 - Buffer address pointer high byte DMA2 - DMA control register DMA2 - I/O register address pointer low byte DMA2 - I/O register address pointer high byte DMA2 - Data counter low byte DMA2 - Data counter high byte DMA3 - Buffer address pointer low byte DMA3 - Buffer address pointer middle byte DMA3 - Buffer address pointer high byte DMA3 - DMA control register DMA3 - I/O register address pointer low byte DMA3 - I/O register address pointer high byte DMA3 - Data counter low byte DMA3 - Data counter high byte DMA4 - Buffer address pointer low byte DMA4 - Buffer address pointer middle byte DMA4 - Buffer address pointer high byte DMA4 - DMA control register DMA4 - I/O register address pointer low byte DMA4 - I/O register address pointer high byte DMA4 - Data counter low byte DMA4 - Data counter high byte DMA5 - Buffer address pointer low byte DMA5 - Buffer address pointer middle byte DMA5 - Buffer address pointer high byte DMA5 - DMA control register DMA5 - I/O register address pointer low byte DMA5 - I/O register address pointer high byte Abbreviation 8-bit access BAPL2 BAPM2 BAPH2 DMACS2 IOAL2 IOAH2 DCTL2 DCTH2 BAPL3 BAPM3 BAPH3 DMACS3 IOAL3 IOAH3 DCTL3 DCTH3 BAPL4 BAPM4 BAPH4 DMACS4 IOAL4 IOAH4 DCTL4 DCTH4 BAPL5 BAPM5 BAPH5 DMACS5 IOAL5 IOAH5 IOA5 DCT4 IOA4 DCT3 IOA3 DCT2 IOA2 Abbreviation 16-bit access Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
FME-MB96330 rev 4
33
MB96330 Series
I/O map MB96(F)33x (11 of 41) Address 00012EH 00012FH 000130H 000131H 000132H 000133H 000134H 000135H 000136H 000137H 000138H 000139H 00013AH 00013BH 00013CH 00013DH 00013EH 00013FH 000140H 000141H 000142H 000143H 000144H 000145H 000146H 000147H 000148H 000149H 00014AH 00014BH Register DMA5 - Data counter low byte DMA5 - Data counter high byte DMA6 - Buffer address pointer low byte DMA6 - Buffer address pointer middle byte DMA6 - Buffer address pointer high byte DMA6 - DMA control register DMA6 - I/O register address pointer low byte DMA6 - I/O register address pointer high byte DMA6 - Data counter low byte DMA6 - Data counter high byte DMA7 - Buffer address pointer low byte DMA7 - Buffer address pointer middle byte DMA7 - Buffer address pointer high byte DMA7 - DMA control register DMA7 - I/O register address pointer low byte DMA7 - I/O register address pointer high byte DMA7 - Data counter low byte DMA7 - Data counter high byte DMA8 - Buffer address pointer low byte DMA8 - Buffer address pointer middle byte DMA8 - Buffer address pointer high byte DMA8 - DMA control register DMA8 - I/O register address pointer low byte DMA8 - I/O register address pointer high byte DMA8 - Data counter low byte DMA8 - Data counter high byte DMA9 - Buffer address pointer low byte DMA9 - Buffer address pointer middle byte DMA9 - Buffer address pointer high byte DMA9 - DMA control register Abbreviation 8-bit access DCTL5 DCTH5 BAPL6 BAPM6 BAPH6 DMACS6 IOAL6 IOAH6 DCTL6 DCTH6 BAPL7 BAPM7 BAPH7 DMACS7 IOAL7 IOAH7 DCTL7 DCTH7 BAPL8 BAPM8 BAPH8 DMACS8 IOAL8 IOAH8 DCTL8 DCTH8 BAPL9 BAPM9 BAPH9 DMACS9 DCT8 IOA8 DCT7 IOA7 DCT6 IOA6 Abbreviation 16-bit access DCT5 Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
34
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (12 of 41) Address 00014CH 00014DH 00014EH 00014FH 000150H00017FH 000180H00037FH 000380H 000381H 000382H 000383H 000384H 000385H 000386H 000387H 000388H 000389H 00038AH00038FH 000390H 000391H 000392H 000393H 000394H 000395H 000396H00039FH 0003A0H 0003A1H 0003A2H Register DMA9 - I/O register address pointer low byte DMA9 - I/O register address pointer high byte DMA9 - Data counter low byte DMA9 - Data counter high byte Reserved CPU - General Purpose registers (RAM access) DMA0 - Interrupt select DMA1 - Interrupt select DMA2 - Interrupt select DMA3 - Interrupt select DMA4 - Interrupt select DMA5 - Interrupt select DMA6 - Interrupt select DMA7 - Interrupt select DMA8 - Interrupt select DMA9 - Interrupt select Reserved DMA - Status register low byte DMA - Status register high byte DMA - Stop status register low byte DMA - Stop status register high byte DMA - Enable register low byte DMA - Enable register high byte Reserved Interrupt level register Interrupt index register Interrupt vector table base register Low ILR IDX TBRL TBR ICR DSRL DSRH DSSRL DSSRH DERL DERH DER DSSR DSR GPR_RAM DISEL0 DISEL1 DISEL2 DISEL3 DISEL4 DISEL5 DISEL6 DISEL7 DISEL8 DISEL9 Abbreviation 8-bit access IOAL9 IOAH9 DCTL9 DCTH9 DCT9 Abbreviation 16-bit access IOA9 Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
FME-MB96330 rev 4
35
MB96330 Series
I/O map MB96(F)33x (13 of 41) Address 0003A3H 0003A4H 0003A5H 0003A6H0003ABH 0003ACH 0003ADH 0003AEH 0003AFH 0003B0H 0003B1H 0003B2H 0003B3H 0003B4H 0003B5H 0003B6H 0003B7H 0003B8H 0003B9H 0003BAH 0003BBH 0003BCH 0003BDH 0003BEH 0003BFH 0003C0H 0003C1H 0003C2H 0003C3H 0003C4H Register Interrupt vector table base register High Delayed Interrupt register Non Maskable Interrupt register Reserved EDSU communication interrupt selection Low EDSU communication interrupt selection High ROM mirror control register EDSU configuration register Memory patch control/status register ch 0/1 Memory patch control/status register ch 0/1 Memory patch control/status register ch 2/3 Memory patch control/status register ch 2/3 Memory patch control/status register ch 4/5 Memory patch control/status register ch 4/5 Memory patch control/status register ch 6/7 Memory patch control/status register ch 6/7 Memory Patch function - Patch address 0 low Memory Patch function - Patch address 0 middle Memory Patch function - Patch address 0 high Memory Patch function - Patch address 1 low Memory Patch function - Patch address 1 middle Memory Patch function - Patch address 1 high Memory Patch function - Patch address 2 low Memory Patch function - Patch address 2 middle Memory Patch function - Patch address 2 high Memory Patch function - Patch address 3 low Memory Patch function - Patch address 3 middle Memory Patch function - Patch address 3 high Memory Patch function - Patch address 4 low PFAL0 PFAM0 PFAH0 PFAL1 PFAM1 PFAH1 PFAL2 PFAM2 PFAH2 PFAL3 PFAM3 PFAH3 PFAL4 PFCS3 PFCS2 PFCS1 EDSU2L EDSU2H ROMM EDSU PFCS0 EDSU2 Abbreviation 8-bit access TBRH DIRR NMI Abbreviation 16-bit access Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
36
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (14 of 41) Address 0003C5H 0003C6H 0003C7H 0003C8H 0003C9H 0003CAH 0003CBH 0003CCH 0003CDH 0003CEH 0003CFH 0003D0H 0003D1H 0003D2H 0003D3H 0003D4H 0003D5H 0003D6H 0003D7H 0003D8H 0003D9H 0003DAH 0003DBH 0003DCH 0003DDH 0003DEH 0003DFH 0003E0H0003F0H 0003F1H Register Memory Patch function - Patch address 4 middle Memory Patch function - Patch address 4 high Memory Patch function - Patch address 5 low Memory Patch function - Patch address 5 middle Memory Patch function - Patch address 5 high Memory Patch function - Patch address 6 low Memory Patch function - Patch address 6 middle Memory Patch function - Patch address 6 high Memory Patch function - Patch address 7 low Memory Patch function - Patch address 7 middle Memory Patch function - Patch address 7 high Memory Patch function - Patch data 0 Low Memory Patch function - Patch data 0 High Memory Patch function - Patch data 1 Low Memory Patch function - Patch data 1 High Memory Patch function - Patch data 2 Low Memory Patch function - Patch data 2 High Memory Patch function - Patch data 3 Low Memory Patch function - Patch data 3 High Memory Patch function - Patch data 4 Low Memory Patch function - Patch data 4 High Memory Patch function - Patch data 5 Low Memory Patch function - Patch data 5 High Memory Patch function - Patch data 6 Low Memory Patch function - Patch data 6 High Memory Patch function - Patch data 7 Low Memory Patch function - Patch data 7 High Reserved Memory Control Status Register A MCSRA Abbreviation 8-bit access PFAM4 PFAH4 PFAL5 PFAM5 PFAH5 PFAL6 PFAM6 PFAH6 PFAL7 PFAM7 PFAH7 PFDL0 PFDH0 PFDL1 PFDH1 PFDL2 PFDH2 PFDL3 PFDH3 PFDL4 PFDH4 PFDL5 PFDH5 PFDL6 PFDH6 PFDL7 PFDH7 PFD7 PFD6 PFD5 PFD4 PFD3 PFD2 PFD1 PFD0 Abbreviation 16-bit access Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
FME-MB96330 rev 4
37
MB96330 Series
I/O map MB96(F)33x (15 of 41) Address 0003F2H 0003F3H 0003F4H0003F8H 0003F9H 0003FAH 0003FBH 0003FCH 0003FDH 0003FEH0003FFH 000400H 000401H 000402H 000403H 000404H 000405H 000406H 000407H 000408H 000409H 00040AH 00040BH 00040CH 00040DH 00040EH 00040FH 000410H000414H 000415H Register Memory Timing Configuration Register A Low Memory Timing Configuration Register A High Reserved Flash Memory Write Control register 1 Flash Memory Write Control register 2 Flash Memory Write Control register 3 Flash Memory Write Control register 4 Flash Memory Write Control register 5 Reserved Standby Mode control register Clock select register Clock Stabilization select register Clock monitor register Clock Frequency control register Low Clock Frequency control register High PLL Control register Low PLL Control register High RC clock timer control register Main clock timer control register Sub clock timer control register Reset cause and clock status register with clear function Reset configuration register Reset cause and clock status register Watch dog timer configuration register Watch dog timer clear pattern register Reserved Clock output activation register COAR SMCR CKSR CKSSR CKMR CKFCRL CKFCRH PLLCRL PLLCRH RCTCR MCTCR SCTCR RCCSRC RCR RCCSR WDTC WDTCP PLLCR CKFCR FMWC1 FMWC2 FMWC3 FMWC4 FMWC5 Abbreviation 8-bit access MTCRAL MTCRAH Abbreviation 16-bit access MTCRA Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R R/W R/W R/W R/W R/W R/W R/W R R/W R R/W W R/W
38
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (16 of 41) Address 000416H 000417H 000418H 000419H 00041AH 00041BH 00041CH00042BH 00042CH 00042DH 00042EH00042FH 000430H 000431H 000432H 000433H 000434H 000435H 000436H 000437H 000438H 000439H 00043AH 00043BH 00043CH 00043DH 00043EH 00043FH 000440H 000441H Register Clock output configuration register 0 Clock output configuration register 1 Clock Modulator control register Reserved Clock Modulator Parameter register Low Clock Modulator Parameter register High Reserved Voltage Regulator Control register Clock Input and LVD Control Register Reserved I/O Port P00 - Data Direction Register I/O Port P01 - Data Direction Register I/O Port P02 - Data Direction Register I/O Port P03 - Data Direction Register I/O Port P04 - Data Direction Register I/O Port P05 - Data Direction Register I/O Port P06 - Data Direction Register I/O Port P07 - Data Direction Register I/O Port P08 - Data Direction Register I/O Port P09 - Data Direction Register I/O Port P10 - Data Direction Register I/O Port P11 - Data Direction Register I/O Port P12 - Data Direction Register I/O Port P13 - Data Direction Register I/O Port P14 - Data Direction Register I/O Port P15 - Data Direction Register Reserved I/O Port P17 - Data Direction Register DDR17 DDR00 DDR01 DDR02 DDR03 DDR04 DDR05 DDR06 DDR07 DDR08 DDR09 DDR10 DDR11 DDR12 DDR13 DDR14 DDR15 VRCR CILCR CMPRL CMPRH CMPR Abbreviation 8-bit access COCR0 COCR1 CMCR Abbreviation 16-bit access Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
FME-MB96330 rev 4
39
MB96330 Series
I/O map MB96(F)33x (17 of 41) Address 000442H000443H 000444H 000445H 000446H 000447H 000448H 000449H 00044AH 00044BH 00044CH 00044DH 00044EH 00044FH 000450H 000451H 000452H 000453H 000454H 000455H 000456H000457H 000458H 000459H 00045AH 00045BH 00045CH 00045DH 00045EH 00045FH 000460H Reserved I/O Port P00 - Port Input Enable Register I/O Port P01 - Port Input Enable Register I/O Port P02 - Port Input Enable Register I/O Port P03 - Port Input Enable Register I/O Port P04 - Port Input Enable Register I/O Port P05 - Port Input Enable Register I/O Port P06 - Port Input Enable Register I/O Port P07 - Port Input Enable Register I/O Port P08 - Port Input Enable Register I/O Port P09 - Port Input Enable Register I/O Port P10 - Port Input Enable Register I/O Port P11 - Port Input Enable Register I/O Port P12 - Port Input Enable Register I/O Port P13 - Port Input Enable Register I/O Port P14 - Port Input Enable Register I/O Port P15 - Port Input Enable Register Reserved I/O Port P17 - Port Input Enable Register Reserved I/O Port P00 - Port Input Level Register I/O Port P01 - Port Input Level Register I/O Port P02 - Port Input Level Register I/O Port P03 - Port Input Level Register I/O Port P04 - Port Input Level Register I/O Port P05 - Port Input Level Register I/O Port P06 - Port Input Level Register I/O Port P07 - Port Input Level Register I/O Port P08 - Port Input Level Register PILR00 PILR01 PILR02 PILR03 PILR04 PILR05 PILR06 PILR07 PILR08 PIER17 PIER00 PIER01 PIER02 PIER03 PIER04 PIER05 PIER06 PIER07 PIER08 PIER09 PIER10 PIER11 PIER12 PIER13 PIER14 PIER15 Register Abbreviation 8-bit access Abbreviation 16-bit access Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
40
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (18 of 41) Address 000461H 000462H 000463H 000464H 000465H 000466H 000467H 000468H 000469H 00046AH00046BH 00046CH 00046DH 00046EH 00046FH 000470H 000471H 000472H 000473H 000474H 000475H 000476H 000477H 000478H 000479H 00047AH 00047BH 00047CH 00047DH 00047EH00047FH Register I/O Port P09 - Port Input Level Register I/O Port P10 - Port Input Level Register I/O Port P11 - Port Input Level Register I/O Port P12 - Port Input Level Register I/O Port P13 - Port Input Level Register I/O Port P14 - Port Input Level Register I/O Port P15 - Port Input Level Register Reserved I/O Port P17 - Port Input Level Register Reserved I/O Port P00 - Extended Port Input Level Register I/O Port P01 - Extended Port Input Level Register I/O Port P02 - Extended Port Input Level Register I/O Port P03 - Extended Port Input Level Register I/O Port P04 - Extended Port Input Level Register I/O Port P05 - Extended Port Input Level Register I/O Port P06 - Extended Port Input Level Register I/O Port P07 - Extended Port Input Level Register I/O Port P08 - Extended Port Input Level Register I/O Port P09 - Extended Port Input Level Register I/O Port P10 - Extended Port Input Level Register I/O Port P11 - Extended Port Input Level Register I/O Port P12 - Extended Port Input Level Register I/O Port P13 - Extended Port Input Level Register I/O Port P14 - Extended Port Input Level Register I/O Port P15 - Extended Port Input Level Register Reserved I/O Port P17 - Extended Port Input Level Register Reserved EPILR17 EPILR00 EPILR01 EPILR02 EPILR03 EPILR04 EPILR05 EPILR06 EPILR07 EPILR08 EPILR09 EPILR10 EPILR11 EPILR12 EPILR13 EPILR14 EPILR15 PILR17 Abbreviation 8-bit access PILR09 PILR10 PILR11 PILR12 PILR13 PILR14 PILR15 Abbreviation 16-bit access Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W -
FME-MB96330 rev 4
41
MB96330 Series
I/O map MB96(F)33x (19 of 41) Address 000480H 000481H 000482H 000483H 000484H 000485H 000486H 000487H 000488H 000489H 00048AH 00048BH 00048CH 00048DH 00048EH 00048FH 000490H 000491H 000492H0004A7H 0004A8H 0004A9H 0004AAH 0004ABH 0004ACH 0004ADH 0004AEH 0004AFH 0004B0H 0004B1H Register I/O Port P00 - Port Output Drive Register I/O Port P01 - Port Output Drive Register I/O Port P02 - Port Output Drive Register I/O Port P03 - Port Output Drive Register I/O Port P04 - Port Output Drive Register I/O Port P05 - Port Output Drive Register I/O Port P06 - Port Output Drive Register I/O Port P07 - Port Output Drive Register I/O Port P08 - Port Output Drive Register I/O Port P09 - Port Output Drive Register I/O Port P10 - Port Output Drive Register I/O Port P11 - Port Output Drive Register I/O Port P12 - Port Output Drive Register I/O Port P13 - Port Output Drive Register I/O Port P14 - Port Output Drive Register I/O Port P15 - Port Output Drive Register Reserved I/O Port P17 - Port Output Drive Register Reserved I/O Port P00 - Pull-Up resistor Control Register I/O Port P01 - Pull-Up resistor Control Register I/O Port P02 - Pull-Up resistor Control Register I/O Port P03 - Pull-Up resistor Control Register I/O Port P04 - Pull-Up resistor Control Register I/O Port P05 - Pull-Up resistor Control Register I/O Port P06 - Pull-Up resistor Control Register I/O Port P07 - Pull-Up resistor Control Register I/O Port P08 - Pull-Up resistor Control Register I/O Port P09 - Pull-Up resistor Control Register PUCR00 PUCR01 PUCR02 PUCR03 PUCR04 PUCR05 PUCR06 PUCR07 PUCR08 PUCR09 PODR17 Abbreviation 8-bit access PODR00 PODR01 PODR02 PODR03 PODR04 PODR05 PODR06 PODR07 PODR08 PODR09 PODR10 PODR11 PODR12 PODR13 PODR14 PODR15 Abbreviation 16-bit access Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
42
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (20 of 41) Address 0004B2H 0004B3H 0004B4H 0004B5H 0004B6H 0004B7H 0004B8H 0004B9H 0004BAH0004BBH 0004BCH 0004BDH 0004BEH 0004BFH 0004C0H 0004C1H 0004C2H 0004C3H 0004C4H 0004C5H 0004C6H 0004C7H 0004C8H 0004C9H 0004CAH 0004CBH 0004CCH 0004CDH 0004CEH0004CFH 0004D0H Register I/O Port P10 - Pull-Up resistor Control Register I/O Port P11 - Pull-Up resistor Control Register I/O Port P12 - Pull-Up resistor Control Register I/O Port P13 - Pull-Up resistor Control Register I/O Port P14 - Pull-Up resistor Control Register I/O Port P15 - Pull-Up resistor Control Register Reserved I/O Port P17 - Pull-Up resistor Control Register Reserved I/O Port P00 - External Pin State Register I/O Port P01 - External Pin State Register I/O Port P02 - External Pin State Register I/O Port P03 - External Pin State Register I/O Port P04 - External Pin State Register I/O Port P05 - External Pin State Register I/O Port P06 - External Pin State Register I/O Port P07 - External Pin State Register I/O Port P08 - External Pin State Register I/O Port P09 - External Pin State Register I/O Port P10 - External Pin State Register I/O Port P11 - External Pin State Register I/O Port P12 - External Pin State Register I/O Port P13 - External Pin State Register I/O Port P14 - External Pin State Register I/O Port P15 - External Pin State Register Reserved I/O Port P17 - External Pin State Register Reserved ADC analog input enable register 0 ADER0 EPSR17 EPSR00 EPSR01 EPSR02 EPSR03 EPSR04 EPSR05 EPSR06 EPSR07 EPSR08 EPSR09 EPSR10 EPSR11 EPSR12 EPSR13 EPSR14 EPSR15 PUCR17 Abbreviation 8-bit access PUCR10 PUCR11 PUCR12 PUCR13 PUCR14 PUCR15 Abbreviation 16-bit access Access R/W R/W R/W R/W R/W R/W R/W R R R R R R R R R R R R R R R R R R/W
FME-MB96330 rev 4
43
MB96330 Series
I/O map MB96(F)33x (21 of 41) Address 0004D1H 0004D2H 0004D3H 0004D4H 0004D5H 0004D6H 0004D7H 0004D8H 0004D9H 0004DAH 0004DBH 0004DCH 0004DDH 0004DEH 0004DFH 0004E0H 0004E1H 0004E2H 0004E3H 0004E4H 0004E5H 0004E6H 0004E7H 0004E8H 0004E9H 0004EAH 0004EBH 0004ECH 0004EDH 0004EEH Register ADC analog input enable register 1 ADC analog input enable register 2 ADC analog input enable register 3 ADC analog input enable register 4 Reserved Peripheral Resource Relocation Register 0 Peripheral Resource Relocation Register 1 Peripheral Resource Relocation Register 2 Peripheral Resource Relocation Register 3 Peripheral Resource Relocation Register 4 Peripheral Resource Relocation Register 5 Peripheral Resource Relocation Register 6 Peripheral Resource Relocation Register 7 Peripheral Resource Relocation Register 8 Peripheral Resource Relocation Register 9 RTC - Sub Second Register L RTC - Sub Second Register M RTC - Sub-Second Register H RTC - Second Register RTC - Minutes RTC - Hour RTC - Timer Control Extended Register RTC - Clock select register RTC - Timer Control Register Low RTC - Timer Control Register High CAL - Calibration unit Control register Reserved CAL - Duration Timer Data Register Low CAL - Duration Timer Data Register High CAL - Calibration Timer Register 2 Low CUTDL CUTDH CUTR2L CUTR2 CUTD PRRR0 PRRR1 PRRR2 PRRR3 PRRR4 PRRR5 PRRR6 PRRR7 PRRR8 PRRR9 WTBRL0 WTBRH0 WTBR1 WTSR WTMR WTHR WTCER WTCKSR WTCRL WTCRH CUCR WTCR WTBR0 Abbreviation 8-bit access ADER1 ADER2 ADER3 ADER4 Abbreviation 16-bit access Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R
44
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (22 of 41) Address 0004EFH 0004F0H 0004F1H 0004F2H0004F9H 0004FAH 0004FBH0004FFH 000500H 000501H 000502H 000503H 000504H 000505H 000506H 000507H 000508H 000509H 00050AH 00050BH 00050CH 00050DH 00050EH 00050FH 000510H 000511H 000512H 000513H Register CAL - Calibration Timer Register 2 High CAL - Calibration Timer Register 1 Low CAL - Calibration Timer Register 1 High Reserved RLT - Timer input select (for Cascading) Reserved FRT2 - Data register of free-running timer FRT2 - Data register of free-running timer FRT2 - Control status register of free-running timer Low FRT2 - Control status register of free-running timer High FRT3 - Data register of free-running timer FRT3 - Data register of free-running timer FRT3 - Control status register of free-running timer Low FRT3 - Control status register of free-running timer High OCU8 - Output Compare Control Status OCU9 - Output Compare Control Status OCU8 - Compare Register OCU8 - Compare Register OCU9 - Compare Register OCU9 - Compare Register OCU10 - Output Compare Control Status OCU11 - Output Compare Control Status OCU10 - Compare Register OCU10 - Compare Register OCU11 - Compare Register OCU11 - Compare Register OCCP11 OCS10 OCS11 OCCP10 OCCP9 TCCSL3 TCCSH3 OCS8 OCS9 OCCP8 TCCS3 TCCSL2 TCCSH2 TCDT3 TCCS2 TCDT2 TMISR Abbreviation 8-bit access CUTR2H CUTR1L CUTR1H CUTR1 Abbreviation 16-bit access Access R R R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
FME-MB96330 rev 4
45
MB96330 Series
I/O map MB96(F)33x (23 of 41) Address 000514H 000515H 000516H 000517H 000518H 000519H 00051AH000529H 00052AH 00052BH 00052CH 00052CH 00052DH 00052EH 00052FH 000530H 000531H 000532H 000533H00053DH 00053EH 00053FH 000540H 000540H 000541H 000542H 000543H 000544H 000545H 000546H 000547H Register ICU8/ICU9 - Control Status Register ICU8/ICU9 - Edge Register ICU8 - Capture Register Low ICU8 - Capture Register High ICU9 - Capture Register Low ICU9 - Capture Register High Reserved USART5 - Serial Mode Register USART5 - Serial Control Register USART5 - RX Register USART5 - TX Register USART5 - Serial Status USART5 - Control/Com. Register USART5 - Ext. Status Register USART5 - Baud Rate Generator Register Low USART5 - Baud Rate Generator Register High USART5 - Extended Serial Interrupt Register Reserved USART7 - Serial Mode Register USART7 - Serial Control Register USART7 - Serial TX Register USART7 - Serial RX Register USART7 - Serial Status Register USART7 - Ext. Control/Com. Register USART7 - Ext. Status Com. Register USART7 - Baud Rate Generator Register Low USART7 - Baud Rate Generator Register High USART7 - Extended Serial Interrupt Register Reserved SMR7 SCR7 TDR7 RDR7 SSR7 ECCR7 ESCR7 BGRL7 BGRH7 ESIR7 BGR7 SMR5 SCR5 TDR5 RDR5 SSR5 ECCR5 ESCR5 BGRL5 BGRH5 ESIR5 BGR5 Abbreviation 8-bit access ICS89 ICE89 IPCPL8 IPCPH8 IPCPL9 IPCPH9 IPCP9 IPCP8 Abbreviation 16-bit access Access R/W R/W R R R R R/W R/W W R R/W R/W R/W R/W R/W R/W R/W R/W W R R/W R/W R/W R/W R/W R/W -
46
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (24 of 41) Address 000548H 000549H 00054AH 00054AH 00054BH 00054CH 00054DH 00054EH 00054FH 000550H 000551H 000552H 000553H 000554H 000554H 000555H 000556H 000557H 000558H 000559H 00055AH 00055BH00055FH 000560H 000561H 000562H 000563H 000564H 000565H 000566H Register USART8 - Serial Mode Register USART8 - Serial Control Register USART8 - Serial TX Register USART8 - Serial RX Register USART8 - Serial Status Register USART8 - Ext. Control/Com. Register USART8 - Ext. Status Com. Register USART8 - Baud Rate Generator Register Low USART8 - Baud Rate Generator Register High USART8 - Extended Serial Interrupt Register Reserved USART9 - Serial Mode Register USART9 - Serial Control Register USART9 - Serial TX Register USART9 - Serial RX Register USART9 - Serial Status Register USART9 - Ext. Control/Com. Register USART9 - Ext. Status Com. Register USART9 - Baud Rate Generator Register Low USART9 - Baud Rate Generator Register High USART9 - Extended Serial Interrupt Register Reserved ALARM0 - Control Status Register ALARM0 - Extended Control Status Register ALARM1 - Control Status Register ALARM1 - Extended Control Status Register PPG6 - Timer register PPG6 - Timer register PPG6 - Period setting register PCSR6 ACSR0 AECSR0 ACSR1 AECSR1 PTMR6 SMR9 SCR9 TDR9 RDR9 SSR9 ECCR9 ESCR9 BGRL9 BGRH9 ESIR9 BGR9 Abbreviation 8-bit access SMR8 SCR8 TDR8 RDR8 SSR8 ECCR8 ESCR8 BGRL8 BGRH8 ESIR8 BGR8 Abbreviation 16-bit access Access R/W R/W W R R/W R/W R/W R/W R/W R/W R/W R/W W R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R R W
FME-MB96330 rev 4
47
MB96330 Series
I/O map MB96(F)33x (25 of 41) Address 000567H 000568H 000569H 00056AH 00056BH 00056CH 00056DH 00056EH 00056FH 000570H 000571H 000572H 000573H 000574H 000575H 000576H 000577H 000578H 000579H 00057AH 00057BH 00057CH 00057DH 00057EH 00057FH 000580H 000581H 000582H 000583H 000584H Register PPG6 - Period setting register PPG6 - Duty cycle register PPG6 - Duty cycle register PPG6 - Control status register Low PPG6 - Control status register High PPG7 - Timer register PPG7 - Timer register PPG7 - Period setting register PPG7 - Period setting register PPG7 - Duty cycle register PPG7 - Duty cycle register PPG7 - Control status register Low PPG7 - Control status register High PPG11-PPG8 - General Control register 1 Low PPG11-PPG8 - General Control register 1 High PPG11-PPG8 - General Control register 2 Low PPG11-PPG8 - General Control register 2 High PPG8 - Timer register PPG8 - Timer register PPG8 - Period setting register PPG8 - Period setting register PPG8 - Duty cycle register PPG8 - Duty cycle register PPG8 - Control status register Low PPG8 - Control status register High PPG9 - Timer register PPG9 - Timer register PPG9 - Period setting register PPG9 - Period setting register PPG9 - Duty cycle register PDUT9 PCSR9 PCNL8 PCNH8 PTMR9 PCN8 PDUT8 PCSR8 PCNL7 PCNH7 GCN1L2 GCN1H2 GCN2L2 GCN2H2 PTMR8 GCN22 GCN12 PCN7 PDUT7 PCSR7 PCNL6 PCNH6 PTMR7 PCN6 PDUT6 Abbreviation 8-bit access Abbreviation 16-bit access Access W W W R/W R/W R R W W W W R/W R/W R/W R/W R/W R/W R R W W W W R/W R/W R R W W W
48
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (26 of 41) Address 000585H 000586H 000587H 000588H 000589H 00058AH 00058BH 00058CH 00058DH 00058EH 00058FH 000590H 000591H 000592H 000593H 000594H 000595H 000596H 000597H 000598H 000599H 00059AH 00059BH 00059CH 00059DH 00059EH 00059FH 0005A0H 0005A1H 0005A2H Register PPG9 - Duty cycle register PPG9 - Control status register Low PPG9 - Control status register High PPG10 - Timer register PPG10 - Timer register PPG10 - Period setting register PPG10 - Period setting register PPG10 - Duty cycle register PPG10 - Duty cycle register PPG10 - Control status register Low PPG10 - Control status register High PPG11 - Timer register PPG11 - Timer register PPG11 - Period setting register PPG11 - Period setting register PPG11 - Duty cycle register PPG11 - Duty cycle register PPG11 - Control status register Low PPG11 - Control status register High PPG15-PPG12 - General Control register 1 Low PPG15-PPG12 - General Control register 1 High PPG15-PPG12 - General Control register 2 Low PPG15-PPG12 - General Control register 2 High PPG12 - Timer register PPG12 - Timer register PPG12 - Period setting register PPG12 - Period setting register PPG12 - Duty cycle register PPG12 - Duty cycle register PPG12 - Control status register Low PCNL12 PCN12 PDUT12 PCSR12 PCNL11 PCNH11 GCN1L3 GCN1H3 GCN2L3 GCN2H3 PTMR12 GCN23 GCN13 PCN11 PDUT11 PCSR11 PCNL10 PCNH10 PTMR11 PCN10 PDUT10 PCSR10 PCNL9 PCNH9 PTMR10 PCN9 Abbreviation 8-bit access Abbreviation 16-bit access Access W R/W R/W R R W W W W R/W R/W R R W W W W R/W R/W R/W R/W R/W R/W R R W W W W R/W
FME-MB96330 rev 4
49
MB96330 Series
I/O map MB96(F)33x (27 of 41) Address 0005A3H 0005A4H 0005A5H 0005A6H 0005A7H 0005A8H 0005A9H 0005AAH 0005ABH 0005ACH 0005ADH 0005AEH 0005AFH 0005B0H 0005B1H 0005B2H 0005B3H 0005B4H 0005B5H 0005B6H 0005B7H 0005B8H 0005B9H 0005BAH 0005BBH 0005BCH 0005BDH 0005BEH 0005BFH 0005C0H Register PPG12 - Control status register High PPG13 - Timer register PPG13 - Timer register PPG13 - Period setting register PPG13 - Period setting register PPG13 - Duty cycle register PPG13 - Duty cycle register PPG13 - Control status register Low PPG13 - Control status register High PPG14 - Timer register PPG14 - Timer register PPG14 - Period setting register PPG14 - Period setting register PPG14 - Duty cycle register PPG14 - Duty cycle register PPG14 - Control status register Low PPG14 - Control status register High PPG15 - Timer register PPG15 - Timer register PPG15 - Period setting register PPG15 - Period setting register PPG15 - Duty cycle register PPG15 - Duty cycle register PPG15 - Control status register Low PPG15 - Control status register High PPG19-PPG16 - General Control register 1 Low PPG19-PPG16 - General Control register 1 High PPG19-PPG16 - General Control register 2 Low PPG19-PPG16 - General Control register 2 High PPG16 - Timer register PCNL15 PCNH15 GCN1L4 GCN1H4 GCN2L4 GCN2H4 PTMR16 GCN24 GCN14 PCN15 PDUT15 PCSR15 PCNL14 PCNH14 PTMR15 PCN14 PDUT14 PCSR14 PCNL13 PCNH13 PTMR14 PCN13 PDUT13 PCSR13 Abbreviation 8-bit access PCNH12 PTMR13 Abbreviation 16-bit access Access R/W R R W W W W R/W R/W R R W W W W R/W R/W R R W W W W R/W R/W R/W R/W R/W R/W R
50
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (28 of 41) Address 0005C1H 0005C2H 0005C3H 0005C4H 0005C5H 0005C6H 0005C7H 0005C8H 0005C9H 0005CAH 0005CBH 0005CCH 0005CDH 0005CEH 0005CFH 0005D0H 0005D1H 0005D2H 0005D3H 0005D4H 0005D5H 0005D6H 0005D7H 0005D8H 0005D9H 0005DAH 0005DBH 0005DCH 0005DDH 0005DEH Register PPG16 - Timer register PPG16 - Period setting register PPG16 - Period setting register PPG16 - Duty cycle register PPG16 - Duty cycle register PPG16 - Control status register Low PPG16 - Control status register High PPG17 - Timer register PPG17 - Timer register PPG17 - Period setting register PPG17 - Period setting register PPG17 - Duty cycle register PPG17 - Duty cycle register PPG17 - Control status register Low PPG17 - Control status register High PPG18 - Timer register PPG18 - Timer register PPG18 - Period setting register PPG18 - Period setting register PPG18 - Duty cycle register PPG18 - Duty cycle register PPG18 - Control status register Low PPG18 - Control status register High PPG19 - Timer register PPG19 - Timer register PPG19 - Period setting register PPG19 - Period setting register PPG19 - Duty cycle register PPG19 - Duty cycle register PPG19 - Control status register Low PCNL19 PCN19 PDUT19 PCSR19 PCNL18 PCNH18 PTMR19 PCN18 PDUT18 PCSR18 PCNL17 PCNH17 PTMR18 PCN17 PDUT17 PCSR17 PCNL16 PCNH16 PTMR17 PCN16 PDUT16 PCSR16 Abbreviation 8-bit access Abbreviation 16-bit access Access R W W W W R/W R/W R R W W W W R/W R/W R R W W W W R/W R/W R R W W W W R/W
FME-MB96330 rev 4
51
MB96330 Series
I/O map MB96(F)33x (29 of 41) Address 0005DFH 0005E0H00065FH 000660H 000661H 000662H 000663H 000664H00069FH 0006A0H 0006A1H 0006A2H 0006A3H 0006A4H 0006A5H 0006A6H 0006A7H 0006A8H 0006A9H 0006AAH 0006ABH 0006ACH 0006ADH 0006AEH 0006AFH 0006B0H 0006B1H 0006B2H 0006B3H 0006B4H 0006B5H Register PPG19 - Control status register High Reserved Peripheral Resource Relocation Register 10 Peripheral Resource Relocation Register 11 Peripheral Resource Relocation Register 12 Peripheral Resource Relocation Register 13 Reserved USB - Host Control register Low USB - Host Control register High USB - Host Interrupt Register USB - Host Error Status Register USB - Host State Status Register USB - Host SOF Int. Frame Compare Register USB - Host Retry Timer Setting Register Low USB - Host Retry Timer Setting Register Middle USB - Host Retry Timer Setting Register High USB - Host Address Register USB - Host EOF Setting Register Low USB - Host EOF Setting Register High USB - Host Frame Register Low USB - Host Frame Register High USB - Host Token End Point Register Reserved USB - UDC Control Register Reserved USB - EP0 Control Register Low USB - EP0 Control Register High USB - EP1 Control Register Low USB - EP1 Control Register High - non public EP0CL0 EP0CH0 EP1CL0 EP1CH0 EP1C0 EP0C0 UDCC0 HCNTL0 HCNTH0 HIRQ0 HERR0 HSTATE0 HFCOMP0 HRTIMERL0 HRTIMERM0 HRTIMERH0 HADR0 HEOFL0 HEOFH0 HFRAMEL0 HFRAMEH0 HTOKEN0 HFRAME0 HEOF0 HCNT0 PRRR10 PRRR11 PRRR12 PRRR13 Abbreviation 8-bit access PCNH19 Abbreviation 16-bit access Access R/W R/W R/W R/W W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
52
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (30 of 41) Address 0006B6H 0006B7H 0006B8H 0006B9H 0006BAH 0006BBH 0006BCH 0006BDH 0006BEH 0006BFH 0006C0H 0006C1H 0006C2H 0006C3H 0006C4H 0006C5H 0006C6H 0006C7H 0006C8H 0006C9H 0006CAH 0006CBH 0006CCH 0006CDH 0006CEH 0006CFH 0006D0H 0006D1H 0006D2H 0006D3H Register USB - EP2 Control Register Low USB - EP2 Control Register High USB - EP3 Control Register Low USB - EP3 Control Register High USB - EP4 Control Register Low USB - EP4 Control Register High USB - EP5 Control Register Low USB - EP5 Control Register High USB - Timer Stamp Register Low USB - Timer Stamp Register High USB - UDC Status Register USB - UDC Interrupt Enable Register USB - EP0I Status Register Low USB - EP0I Status Register High USB - EP0O Status Register Low USB - EP0O Status Register High USB - EP1 Status Register Low USB - EP1 Status Register High USB - EP2 Status Register Low USB - EP2 Status Register High USB - EP3 Status Register Low USB - EP3 Status Register High USB - EP4 Status Register Low USB - EP4 Status Register High USB - EP5 Status Register Low USB - EP5 Status Register High USB - EP0 Data register Low USB - EP0 Data register High USB - EP1 Data register Low USB - EP1 Data register High Abbreviation 8-bit access EP2CL0 EP2CH0 EP3CL0 EP3CH0 EP4CL0 EP4CH0 EP5CL0 EP5CH0 TMSPL0 TMSPH0 UDCS0 UDCIE0 EP0ISL0 EP0ISH0 EP0OSL0 EP0OSH0 EP1SL0 EP1SH0 EP2SL0 EP2SH0 EP3SL0 EP3SH0 EP4SL0 EP4SH0 EP5SL0 EP5SH0 EP0DTL0 EP0DTH0 EP1DTL0 EP1DTH0 EP1DT0 EP0DT0 EP5S0 EP4S0 EP3S0 EP2S0 EP1S0 EP0OS0 EP0IS0 TMSP0 EP5C0 EP4C0 EP3C0 Abbreviation 16-bit access EP2C0 Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
FME-MB96330 rev 4
53
MB96330 Series
I/O map MB96(F)33x (31 of 41) Address 0006D4H 0006D5H 0006D6H 0006D7H 0006D8H 0006D9H 0006DAH 0006DBH 0006DCH0006DFH 0006E0H 0006E1H 0006E2H 0006E3H 0006E4H 0006E5H 0006E6H 0006E7H 0006E8H 0006E9H 0006EAH 0006EBH 0006ECH 0006EDH 0006EEH 0006EFH 0006F0H 0006F1H 0006F2H 0006F3H Register USB - EP2 Data register Low USB - EP2 Data register High USB - EP3 Data register Low USB - EP3 Data register High USB - EP4 Data register Low USB - EP4 Data register High USB - EP5 Data register Low USB - EP5 Data register High Reserved External Bus - Area configuration register 0 Low External Bus - Area configuration register 0 High External Bus - Area configuration register 1 Low External Bus - Area configuration register 1 High External Bus - Area configuration register 2 Low External Bus - Area configuration register 2 High External Bus - Area configuration register 3 Low External Bus - Area configuration register 3 High External Bus - Area configuration register 4 Low External Bus - Area configuration register 4 High External Bus - Area configuration register 5 Low External Bus - Area configuration register 5 High External Bus - Area select register 2 External Bus - Area select register 3 External Bus - Area select register 4 External Bus - Area select register 5 External Bus - Mode register External Bus - Clock and Function register External Bus - Address output enable register 0 External Bus - Address output enable register 1 EACL0 EACH0 EACL1 EACH1 EACL2 EACH2 EACL3 EACH3 EACL4 EACH4 EACL5 EACH5 EAS2 EAS3 EAS4 EAS5 EBM EBCF EBAE0 EBAE1 EAC5 EAC4 EAC3 EAC2 EAC1 EAC0 Abbreviation 8-bit access EP2DTL0 EP2DTH0 EP3DTL0 EP3DTH0 EP4DTL0 EP4DTH0 EP5DTL0 EP5DTH0 EP5DT0 EP4DT0 EP3DT0 Abbreviation 16-bit access EP2DT0 Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
54
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (32 of 41) Address 0006F4H 0006F5H 0006F6H0006FFH 000700H 000701H 000702H 000703H 000704H 000705H 000706H 000707H 000708H 000709H 00070AH 00070BH 00070CH 00070DH 00070EH00070FH 000710H 000711H 000712H 000713H 000714H 000715H 000716H 000717H 000718H 000719H Register External Bus - Address output enable register 2 External Bus - Control signal register Reserved CAN0 - Control register Low CAN0 - Control register High (reserved) CAN0 - Status register Low CAN0 - Status register High (reserved) CAN0 - Error Counter Low (Transmit) CAN0 - Error Counter High (Receive) CAN0 - Bit Timing Register Low CAN0 - Bit Timing Register High CAN0 - Interrupt Register Low CAN0 - Interrupt Register High CAN0 - Test Register Low CAN0 - Test Register High (reserved) CAN0 - BRP Extension register Low CAN0 - BRP Extension register High (reserved) Reserved CAN0 - IF1 Command request register Low CAN0 - IF1 Command request register High CAN0 - IF1 Command Mask register Low CAN0 - IF1 Command Mask register High (reserved) CAN0 - IF1 Mask 1 Register Low CAN0 - IF1 Mask 1 Register High CAN0 - IF1 Mask 2 Register Low CAN0 - IF1 Mask 2 Register High CAN0 - IF1 Arbitration 1 Register Low CAN0 - IF1 Arbitration 1 Register High IF1CREQL0 IF1CREQH0 IF1CMSKL0 IF1CMSKH0 IF1MSK1L0 IF1MSK1H0 IF1MSK2L0 IF1MSK2H0 IF1ARB1L0 IF1ARB1H0 IF1ARB10 IF1MSK20 IF1MSK10 IF1CMSK0 IF1CREQ0 CTRLRL0 CTRLRH0 STATRL0 STATRH0 ERRCNTL0 ERRCNTH0 BTRL0 BTRH0 INTRL0 INTRH0 TESTRL0 TESTRH0 BRPERL0 BRPERH0 BRPER0 TESTR0 INTR0 BTR0 ERRCNT0 STATR0 CTRLR0 Abbreviation 8-bit access EBAE2 EBCS Abbreviation 16-bit access Access R/W R/W R/W R R/W R R R R/W R/W R R R/W R R/W R R/W R/W R/W R R/W R/W R/W R/W R/W R/W
FME-MB96330 rev 4
55
MB96330 Series
I/O map MB96(F)33x (33 of 41) Address 00071AH 00071BH 00071CH 00071DH 00071EH 00071FH 000720H 000721H 000722H 000723H 000724H 000725H 000726H00073FH 000740H 000741H 000742H 000743H 000744H 000745H 000746H 000747H 000748H 000749H 00074AH 00074BH 00074CH 00074DH 00074EH 00074FH Register CAN0 - IF1 Arbitration 2 Register Low CAN0 - IF1 Arbitration 2 Register High CAN0 - IF1 Message Control Register Low CAN0 - IF1 Message Control Register High CAN0 - IF1 Data A1 Low CAN0 - IF1 Data A1 High CAN0 - IF1 Data A2 Low CAN0 - IF1 Data A2 High CAN0 - IF1 Data B1 Low CAN0 - IF1 Data B1 High CAN0 - IF1 Data B2 Low CAN0 - IF1 Data B2 High Reserved CAN0 - IF2 Command request register Low CAN0 - IF2 Command request register High CAN0 - IF2 Command Mask register Low CAN0 - IF2 Command Mask register High (reserved) CAN0 - IF2 Mask 1 Register Low CAN0 - IF2 Mask 1 Register High CAN0 - IF2 Mask 2 Register Low CAN0 - IF2 Mask 2 Register High CAN0 - IF2 Arbitration 1 Register Low CAN0 - IF2 Arbitration 1 Register High CAN0 - IF2 Arbitration 2 Register Low CAN0 - IF2 Arbitration 2 Register High CAN0 - IF2 Message Control Register Low CAN0 - IF2 Message Control Register High CAN0 - IF2 Data A1 Low CAN0 - IF2 Data A1 High IF2CREQL0 IF2CREQH0 IF2CMSKL0 IF2CMSKH0 IF2MSK1L0 IF2MSK1H0 IF2MSK2L0 IF2MSK2H0 IF2ARB1L0 IF2ARB1H0 IF2ARB2L0 IF2ARB2H0 IF2MCTRL0 IF2MCTRH0 IF2DTA1L0 IF2DTA1H0 IF2DTA10 IF2MCTR0 IF2ARB20 IF2ARB10 IF2MSK20 IF2MSK10 IF2CMSK0 IF2CREQ0 Abbreviation 8-bit access IF1ARB2L0 IF1ARB2H0 IF1MCTRL0 IF1MCTRH0 IF1DTA1L0 IF1DTA1H0 IF1DTA2L0 IF1DTA2H0 IF1DTB1L0 IF1DTB1H0 IF1DTB2L0 IF1DTB2H0 IF1DTB20 IF1DTB10 IF1DTA20 IF1DTA10 IF1MCTR0 Abbreviation 16-bit access IF1ARB20 Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
56
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (34 of 41) Address 000750H 000751H 000752H 000753H 000754H 000755H 000756H00077FH 000780H 000781H 000782H 000783H 000784H00078FH 000790H 000791H 000792H 000793H 000794H00079FH 0007A0H 0007A1H 0007A2H 0007A3H 0007A4H0007AFH 0007B0H 0007B1H 0007B2H 0007B3H 0007B4H0007CDH Register CAN0 - IF2 Data A2 Low CAN0 - IF2 Data A2 High CAN0 - IF2 Data B1 Low CAN0 - IF2 Data B1 High CAN0 - IF2 Data B2 Low CAN0 - IF2 Data B2 High Reserved CAN0 - Transmission Request 1 Register Low CAN0 - Transmission Request 1 Register High CAN0 - Transmission Request 2 Register Low CAN0 - Transmission Request 2 Register High Reserved CAN0 - New Data 1 Register Low CAN0 - New Data 1 Register High CAN0 - New Data 2 Register Low CAN0 - New Data 2 Register High Reserved CAN0 - Interrupt Pending 1 Register Low CAN0 - Interrupt Pending 1 Register High CAN0 - Interrupt Pending 2 Register Low CAN0 - Interrupt Pending 2 Register High Reserved CAN0 - Message Valid 1 Register Low CAN0 - Message Valid 1 Register High CAN0 - Message Valid 2 Register Low CAN0 - Message Valid 2 Register High Reserved MSGVAL1L0 MSGVAL1H0 MSGVAL2L0 MSGVAL2H0 MSGVAL20 MSGVAL10 INTPND1L0 INTPND1H0 INTPND2L0 INTPND2H0 INTPND20 INTPND10 NEWDT1L0 NEWDT1H0 NEWDT2L0 NEWDT2H0 NEWDT20 NEWDT10 TREQR1L0 TREQR1H0 TREQR2L0 TREQR2H0 TREQR20 TREQR10 Abbreviation 8-bit access IF2DTA2L0 IF2DTA2H0 IF2DTB1L0 IF2DTB1H0 IF2DTB2L0 IF2DTB2H0 IF2DTB20 IF2DTB10 Abbreviation 16-bit access IF2DTA20 Access R/W R/W R/W R/W R/W R/W R R R R R R R R R R R R R R R R -
FME-MB96330 rev 4
57
MB96330 Series
I/O map MB96(F)33x (35 of 41) Address 0007CEH 0007CFH0007FFH 000800H 000801H 000802H 000803H 000804H 000805H 000806H 000807H 000808H 000809H 00080AH 00080BH 00080CH 00080DH 00080EH00080FH 000810H 000811H 000812H 000813H 000814H 000815H 000816H 000817H 000818H 000819H 00081AH Register CAN0 - Output enable register Reserved CAN1 - Control register Low CAN1 - Control register High (reserved) CAN1 - Status register Low CAN1 - Status register High (reserved) CAN1 - Error Counter Low (Transmit) CAN1 - Error Counter High (Receive) CAN1 - Bit Timing Register Low CAN1 - Bit Timing Register High CAN1 - Interrupt Register Low CAN1 - Interrupt Register High CAN1 - Test Register Low CAN1 - Test Register High (reserved) CAN1 - BRP Extension register Low CAN1 - BRP Extension register High (reserved) Reserved CAN1 - IF1 Command request register Low CAN1 - IF1 Command request register High CAN1 - IF1 Command Mask register Low CAN1 - IF1 Command Mask register High (reserved) CAN1 - IF1 Mask 1 Register Low CAN1 - IF1 Mask 1 Register High CAN1 - IF1 Mask 2 Register Low CAN1 - IF1 Mask 2 Register High CAN1 - IF1 Arbitration 1 Register Low CAN1 - IF1 Arbitration 1 Register High CAN1 - IF1 Arbitration 2 Register Low IF1CREQL1 IF1CREQH1 IF1CMSKL1 IF1CMSKH1 IF1MSK1L1 IF1MSK1H1 IF1MSK2L1 IF1MSK2H1 IF1ARB1L1 IF1ARB1H1 IF1ARB2L1 IF1ARB21 IF1ARB11 IF1MSK21 IF1MSK11 IF1CMSK1 IF1CREQ1 CTRLRL1 CTRLRH1 STATRL1 STATRH1 ERRCNTL1 ERRCNTH1 BTRL1 BTRH1 INTRL1 INTRH1 TESTRL1 TESTRH1 BRPERL1 BRPERH1 BRPER1 TESTR1 INTR1 BTR1 ERRCNT1 STATR1 CTRLR1 Abbreviation 8-bit access COER0 Abbreviation 16-bit access Access R/W R/W R R/W R R R R/W R/W R R R/W R R/W R R/W R/W R/W R R/W R/W R/W R/W R/W R/W R/W
58
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (36 of 41) Address 00081BH 00081CH 00081DH 00081EH 00081FH 000820H 000821H 000822H 000823H 000824H 000825H 000826H00083FH 000840H 000841H 000842H 000843H 000844H 000845H 000846H 000847H 000848H 000849H 00084AH 00084BH 00084CH 00084DH 00084EH 00084FH 000850H Register CAN1 - IF1 Arbitration 2 Register High CAN1 - IF1 Message Control Register Low CAN1 - IF1 Message Control Register High CAN1 - IF1 Data A1 Low CAN1 - IF1 Data A1 High CAN1 - IF1 Data A2 Low CAN1 - IF1 Data A2 High CAN1 - IF1 Data B1 Low CAN1 - IF1 Data B1 High CAN1 - IF1 Data B2 Low CAN1 - IF1 Data B2 High Reserved CAN1 - IF2 Command request register Low CAN1 - IF2 Command request register High CAN1 - IF2 Command Mask register Low CAN1 - IF2 Command Mask register High (reserved) CAN1 - IF2 Mask 1 Register Low CAN1 - IF2 Mask 1 Register High CAN1 - IF2 Mask 2 Register Low CAN1 - IF2 Mask 2 Register High CAN1 - IF2 Arbitration 1 Register Low CAN1 - IF2 Arbitration 1 Register High CAN1 - IF2 Arbitration 2 Register Low CAN1 - IF2 Arbitration 2 Register High CAN1 - IF2 Message Control Register Low CAN1 - IF2 Message Control Register High CAN1 - IF2 Data A1 Low CAN1 - IF2 Data A1 High CAN1 - IF2 Data A2 Low IF2CREQL1 IF2CREQH1 IF2CMSKL1 IF2CMSKH1 IF2MSK1L1 IF2MSK1H1 IF2MSK2L1 IF2MSK2H1 IF2ARB1L1 IF2ARB1H1 IF2ARB2L1 IF2ARB2H1 IF2MCTRL1 IF2MCTRH1 IF2DTA1L1 IF2DTA1H1 IF2DTA2L1 IF2DTA21 IF2DTA11 IF2MCTR1 IF2ARB21 IF2ARB11 IF2MSK21 IF2MSK11 IF2CMSK1 IF2CREQ1 Abbreviation 8-bit access IF1ARB2H1 IF1MCTRL1 IF1MCTRH1 IF1DTA1L1 IF1DTA1H1 IF1DTA2L1 IF1DTA2H1 IF1DTB1L1 IF1DTB1H1 IF1DTB2L1 IF1DTB2H1 IF1DTB21 IF1DTB11 IF1DTA21 IF1DTA11 IF1MCTR1 Abbreviation 16-bit access Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
FME-MB96330 rev 4
59
MB96330 Series
I/O map MB96(F)33x (37 of 41) Address 000851H 000852H 000853H 000854H 000855H 000856H00087FH 000880H 000881H 000882H 000883H 000884H00088FH 000890H 000891H 000892H 000893H 000894H00089FH 0008A0H 0008A1H 0008A2H 0008A3H 0008A4H0008AFH 0008B0H 0008B1H 0008B2H 0008B3H 0008B4H0008CDH 0008CEH Register CAN1 - IF2 Data A2 High CAN1 - IF2 Data B1 Low CAN1 - IF2 Data B1 High CAN1 - IF2 Data B2 Low CAN1 - IF2 Data B2 High Reserved CAN1 - Transmission Request 1 Register Low CAN1 - Transmission Request 1 Register High CAN1 - Transmission Request 2 Register Low CAN1 - Transmission Request 2 Register High Reserved CAN1 - New Data 1 Register Low CAN1 - New Data 1 Register High CAN1 - New Data 2 Register Low CAN1 - New Data 2 Register High Reserved CAN1 - Interrupt Pending 1 Register Low CAN1 - Interrupt Pending 1 Register High CAN1 - Interrupt Pending 2 Register Low CAN1 - Interrupt Pending 2 Register High Reserved CAN1 - Message Valid 1 Register Low CAN1 - Message Valid 1 Register High CAN1 - Message Valid 2 Register Low CAN1 - Message Valid 2 Register High Reserved CAN1 - Output enable register COER1 MSGVAL1L1 MSGVAL1H1 MSGVAL2L1 MSGVAL2H1 MSGVAL21 MSGVAL11 INTPND1L1 INTPND1H1 INTPND2L1 INTPND2H1 INTPND21 INTPND11 NEWDT1L1 NEWDT1H1 NEWDT2L1 NEWDT2H1 NEWDT21 NEWDT11 TREQR1L1 TREQR1H1 TREQR2L1 TREQR2H1 TREQR21 TREQR11 Abbreviation 8-bit access IF2DTA2H1 IF2DTB1L1 IF2DTB1H1 IF2DTB2L1 IF2DTB2H1 IF2DTB21 IF2DTB11 Abbreviation 16-bit access Access R/W R/W R/W R/W R/W R R R R R R R R R R R R R R R R R/W
60
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (38 of 41) Address 0008CFH0008FFH 000900H 000901H 000902H 000903H 000904H 000905H 000906H 000907H 000908H 000909H 00090AH 00090BH 00090CH 00090DH 00090EH00090FH 000910H 000911H 000912H 000913H 000914H 000915H 000916H 000917H 000918H 000919H 00091AH 00091BH Reserved CAN2 - Control register Low CAN2 - Control register High (reserved) CAN2 - Status register Low CAN2 - Status register High (reserved) CAN2 - Error Counter Low (Transmit) CAN2 - Error Counter High (Receive) CAN2 - Bit Timing Register Low CAN2 - Bit Timing Register High CAN2 - Interrupt Register Low CAN2 - Interrupt Register High CAN2 - Test Register Low CAN2 - Test Register High (reserved) CAN2 - BRP Extension register Low CAN2 - BRP Extension register High (reserved) Reserved CAN2 - IF1 Command request register Low CAN2 - IF1 Command request register High CAN2 - IF1 Command Mask register Low CAN2 - IF1 Command Mask register High (reserved) CAN2 - IF1 Mask 1 Register Low CAN2 - IF1 Mask 1 Register High CAN2 - IF1 Mask 2 Register Low CAN2 - IF1 Mask 2 Register High CAN2 - IF1 Arbitration 1 Register Low CAN2 - IF1 Arbitration 1 Register High CAN2 - IF1 Arbitration 2 Register Low CAN2 - IF1 Arbitration 2 Register High IF1CREQL2 IF1CREQH2 IF1CMSKL2 IF1CMSKH2 IF1MSK1L2 IF1MSK1H2 IF1MSK2L2 IF1MSK2H2 IF1ARB1L2 IF1ARB1H2 IF1ARB2L2 IF1ARB2H2 IF1ARB22 IF1ARB12 IF1MSK22 IF1MSK12 IF1CMSK2 IF1CREQ2 CTRLRL2 CTRLRH2 STATRL2 STATRH2 ERRCNTL2 ERRCNTH2 BTRL2 BTRH2 INTRL2 INTRH2 TESTRL2 TESTRH2 BRPERL2 BRPERH2 BRPER2 TESTR2 INTR2 BTR2 ERRCNT2 STATR2 CTRLR2 Register Abbreviation 8-bit access Abbreviation 16-bit access Access R/W R R/W R R R R/W R/W R R R/W R R/W R R/W R/W R/W R R/W R/W R/W R/W R/W R/W R/W R/W
FME-MB96330 rev 4
61
MB96330 Series
I/O map MB96(F)33x (39 of 41) Address 00091CH 00091DH 00091EH 00091FH 000920H 000921H 000922H 000923H 000924H 000925H 000926H00093FH 000940H 000941H 000942H 000943H 000944H 000945H 000946H 000947H 000948H 000949H 00094AH 00094BH 00094CH 00094DH 00094EH 00094FH 000950H 000951H Register CAN2 - IF1 Message Control Register Low CAN2 - IF1 Message Control Register High CAN2 - IF1 Data A1 Low CAN2 - IF1 Data A1 High CAN2 - IF1 Data A2 Low CAN2 - IF1 Data A2 High CAN2 - IF1 Data B1 Low CAN2 - IF1 Data B1 High CAN2 - IF1 Data B2 Low CAN2 - IF1 Data B2 High Reserved CAN2 - IF2 Command request register Low CAN2 - IF2 Command request register High CAN2 - IF2 Command Mask register Low CAN2 - IF2 Command Mask register High (reserved) CAN2 - IF2 Mask 1 Register Low CAN2 - IF2 Mask 1 Register High CAN2 - IF2 Mask 2 Register Low CAN2 - IF2 Mask 2 Register High CAN2 - IF2 Arbitration 1 Register Low CAN2 - IF2 Arbitration 1 Register High CAN2 - IF2 Arbitration 2 Register Low CAN2 - IF2 Arbitration 2 Register High CAN2 - IF2 Message Control Register Low CAN2 - IF2 Message Control Register High CAN2 - IF2 Data A1 Low CAN2 - IF2 Data A1 High CAN2 - IF2 Data A2 Low CAN2 - IF2 Data A2 High IF2CREQL2 IF2CREQH2 IF2CMSKL2 IF2CMSKH2 IF2MSK1L2 IF2MSK1H2 IF2MSK2L2 IF2MSK2H2 IF2ARB1L2 IF2ARB1H2 IF2ARB2L2 IF2ARB2H2 IF2MCTRL2 IF2MCTRH2 IF2DTA1L2 IF2DTA1H2 IF2DTA2L2 IF2DTA2H2 IF2DTA22 IF2DTA12 IF2MCTR2 IF2ARB22 IF2ARB12 IF2MSK22 IF2MSK12 IF2CMSK2 IF2CREQ2 Abbreviation 8-bit access IF1MCTRL2 IF1MCTRH2 IF1DTA1L2 IF1DTA1H2 IF1DTA2L2 IF1DTA2H2 IF1DTB1L2 IF1DTB1H2 IF1DTB2L2 IF1DTB2H2 IF1DTB22 IF1DTB12 IF1DTA22 IF1DTA12 Abbreviation 16-bit access IF1MCTR2 Access R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
62
FME-MB96330 rev 4
MB96330 Series
I/O map MB96(F)33x (40 of 41) Address 000952H 000953H 000954H 000955H 000956H00097FH 000980H 000981H 000982H 000983H 000984H00098FH 000990H 000991H 000992H 000993H 000994H00099FH 0009A0H 0009A1H 0009A2H 0009A3H 0009A4H0009AFH 0009B0H 0009B1H 0009B2H 0009B3H 0009B4H0009CDH 0009CEH Register CAN2 - IF2 Data B1 Low CAN2 - IF2 Data B1 High CAN2 - IF2 Data B2 Low CAN2 - IF2 Data B2 High Reserved CAN2 - Transmission Request 1 Register Low CAN2 - Transmission Request 1 Register High CAN2 - Transmission Request 2 Register Low CAN2 - Transmission Request 2 Register High Reserved CAN2 - New Data 1 Register Low CAN2 - New Data 1 Register High CAN2 - New Data 2 Register Low CAN2 - New Data 2 Register High Reserved CAN2 - Interrupt Pending 1 Register Low CAN2 - Interrupt Pending 1 Register High CAN2 - Interrupt Pending 2 Register Low CAN2 - Interrupt Pending 2 Register High Reserved CAN2 - Message Valid 1 Register Low CAN2 - Message Valid 1 Register High CAN2 - Message Valid 2 Register Low CAN2 - Message Valid 2 Register High Reserved CAN2 - Output enable register COER2 MSGVAL1L2 MSGVAL1H2 MSGVAL2L2 MSGVAL2H2 MSGVAL22 MSGVAL12 INTPND1L2 INTPND1H2 INTPND2L2 INTPND2H2 INTPND22 INTPND12 NEWDT1L2 NEWDT1H2 NEWDT2L2 NEWDT2H2 NEWDT22 NEWDT12 TREQR1L2 TREQR1H2 TREQR2L2 TREQR2H2 TREQR22 TREQR12 Abbreviation 8-bit access IF2DTB1L2 IF2DTB1H2 IF2DTB2L2 IF2DTB2H2 IF2DTB22 Abbreviation 16-bit access IF2DTB12 Access R/W R/W R/W R/W R R R R R R R R R R R R R R R R R/W
FME-MB96330 rev 4
63
MB96330 Series
I/O map MB96(F)33x (41 of 41) Address 0009CFH000BFFH Reserved Register Abbreviation 8-bit access Abbreviation 16-bit access Access -
Note: Any write access to reserved addresses in the I/O map should not be performed. A read access to a reserved address results in reading ‘X’. Registers of resources which are described in this table, but which are not supported by the device, should also be handled as “Reserved”.
64
FME-MB96330 rev 4
MB96330 Series
■ INTERRUPT VECTOR TABLE
Interrupt vector table MB96(F)33x (1 of 5) Vector number 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 Offset in vector table 3FCH 3F8H 3F4H 3F0H 3ECH 3E8H 3E4H 3E0H 3DCH 3D8H 3D4H 3D0H 3CCH 3C8H 3C4H 3C0H 3BCH 3B8H 3B4H 3B0H 3ACH 3A8H 3A4H 3A0H 39CH 398H 394H 390H Vector name CALLV0 CALLV1 CALLV2 CALLV3 CALLV4 CALLV5 CALLV6 CALLV7 RESET INT9 EXCEPTION NMI DLY RC_TIMER MC_TIMER SC_TIMER PLL_UNLOCK EXTINT0 EXTINT1 EXTINT2 EXTINT3 EXTINT4 EXTINT5 EXTINT6 EXTINT7 EXTINT8 EXTINT9 EXTINT10 Cleared by DMA No No No No No No No No No No No No No No No No No Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Index in ICR to program 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 Non-Maskable Interrupt Delayed Interrupt RC Timer Main Clock Timer Sub Clock Timer Reserved External Interrupt 0 External Interrupt 1 External Interrupt 2 External Interrupt 3 External Interrupt 4 External Interrupt 5 External Interrupt 6 External Interrupt 7 External Interrupt 8 External Interrupt 9 External Interrupt 10 Description
FME-MB96330 rev 4
65
MB96330 Series
Interrupt vector table MB96(F)33x (2 of 5) Vector number 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 Offset in vector table 38CH 388H 384H 380H 37CH 378H 374H 370H 36CH 368H 364H 360H 35CH 358H 354H 350H 34CH 348H 344H 340H 33CH 338H 334H 330H 32CH 328H 324H 320H 31CH Vector name EXTINT11 EXTINT12 EXTINT13 EXTINT14 EXTINT15 CAN0 CAN1 CAN2 PPG0 PPG1 PPG2 PPG3 PPG4 PPG5 PPG6 PPG7 PPG8 PPG9 PPG10 PPG11 PPG12 PPG13 PPG14 PPG15 PPG16 PPG17 PPG18 PPG19 RLT0 Cleared by DMA Yes Yes Yes Yes Yes No No No Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Index in ICR to program 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 Description External Interrupt 11 External Interrupt 12 External Interrupt 13 External Interrupt 14 External Interrupt 15 CAN Controller 0 CAN Controller 1 CAN Controller 2 Programmable Pulse Generator 0 Programmable Pulse Generator 1 Programmable Pulse Generator 2 Programmable Pulse Generator 3 Programmable Pulse Generator 4 Programmable Pulse Generator 5 Programmable Pulse Generator 6 Programmable Pulse Generator 7 Programmable Pulse Generator 8 Programmable Pulse Generator 9 Programmable Pulse Generator 10 Programmable Pulse Generator 11 Programmable Pulse Generator 12 Programmable Pulse Generator 13 Programmable Pulse Generator 14 Programmable Pulse Generator 15 Programmable Pulse Generator 16 Programmable Pulse Generator 17 Programmable Pulse Generator 18 Programmable Pulse Generator 19 Reload Timer 0
66
FME-MB96330 rev 4
MB96330 Series
Interrupt vector table MB96(F)33x (3 of 5) Vector number 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 Offset in vector table 318H 314H 310H 30CH 308H 304H 300H 2FCH 2F8H 2F4H 2F0H 2ECH 2E8H 2E4H 2E0H 2DCH 2D8H 2D4H 2D0H 2CCH 2C8H 2C4H 2C0H 2BCH 2B8H 2B4H 2B0H 2ACH 2A8H Vector name RLT1 RLT2 RLT3 PPGRLT ICU0 ICU1 ICU2 ICU3 ICU4 ICU5 ICU6 ICU7 ICU8 ICU9 OCU0 OCU1 OCU2 OCU3 OCU4 OCU5 OCU6 OCU7 OCU8 OCU9 OCU10 OCU11 FRT0 FRT1 FRT2 Cleared by DMA Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Index in ICR to program 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 Description Reload Timer 1 Reload Timer 2 Reload Timer 3 Reload Timer 6 - dedicated for PPG Input Capture Unit 0 Input Capture Unit 1 Input Capture Unit 2 Input Capture Unit 3 Input Capture Unit 4 Input Capture Unit 5 Input Capture Unit 6 Input Capture Unit 7 Input Capture Unit 8 Input Capture Unit 9 Output Compare Unit 0 Output Compare Unit 1 Output Compare Unit 2 Output Compare Unit 3 Output Compare Unit 4 Output Compare Unit 5 Output Compare Unit 6 Output Compare Unit 7 Output Compare Unit 8 Output Compare Unit 9 Output Compare Unit 10 Output Compare Unit 11 Free Running Timer 0 Free Running Timer 1 Free Running Timer 2
FME-MB96330 rev 4
67
MB96330 Series
Interrupt vector table MB96(F)33x (4 of 5) Vector number 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 Offset in vector table 2A4H 2A0H 29CH 298H 294H 290H 28CH 288H 284H 280H 27CH 278H 274H 270H 26CH 268H 264H 260H 25CH 258H 254H 250H 24CH 248H 244H 240H 23CH 238H 234H Vector name FRT3 RTC0 CAL0 IIC0 IIC1 ADC0 ALARM0 ALARM1 LINR0 LINT0 LINR1 LINT1 LINR2 LINT2 LINR3 LINT3 LINR5 LINT5 LINR7 LINT7 LINR8 LINT8 LINR9 LINT9 FLASH_A reserved USB_EP0IN0 USB_EP0OUT0 USB_EP10 Cleared by DMA Yes No No Yes Yes Yes No No Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes No Yes Yes Yes Index in ICR to program 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 112 113 114 Description Free Running Timer 3 Real Timer Clock Clock Calibration Unit I2C interface I2C interface A/D Converter Alarm Comparator 0 Alarm Comparator 1 LIN USART 0 RX LIN USART 0 TX LIN USART 1 RX LIN USART 1 TX LIN USART 2 RX LIN USART 2 TX LIN USART 3 RX LIN USART 3 TX LIN USART 5 RX LIN USART 5 TX LIN USART 7 RX LIN USART 7 TX LIN USART 8 RX LIN USART 8 TX LIN USART 9 RX LIN USART 9 TX Main Flash memory interrupt (only Flash devices) reserved USB End point 0 IN USB End point 0 OUT USB End point 1
68
FME-MB96330 rev 4
MB96330 Series
Interrupt vector table MB96(F)33x (5 of 5) Vector number 115 116 117 118 119 120 121 122 Offset in vector table 230H 22CH 228H 224H 220H 21CH 218H 214H Vector name USB_EP20 USB_EP30 USB_EP40 USB_EP50 USB_F10 USB_F20 USB_H10 USB_H20 Cleared by DMA Yes Yes Yes Yes No No No No Index in ICR to program 115 116 117 118 119 120 121 122 Description USB End point 2 USB End point 3 USB End point 4 USB End point 5 USB function Flags 1 (SUSP SOF BRST WKUP CONF) USB function Flags 2 (SPK) USB MiniHost 1 (DIRQ CNNIRQ URIRQ RWKIRQ) USB MiniHost 2 (SOFIRQ CMPIRQ)
FME-MB96330 rev 4
69
MB96330 Series
■ HANDLING DEVICES Special care is required for the following when handling the device:
• • • • • • • • • • • • Latch-up prevention Unused pins handling External clock usage Unused sub clock signal Notes on PLL clock mode operation Power supply pins (VCC/VSS) Crystal oscillator circuit Turn on sequence of power supply to A/D converter and analog inputs Pin handling when not using the A/D converter Notes on energization Stabilization of power supply voltage Serial communication
1. Latch-up prevention
CMOS IC chips may suffer latch-up under the following conditions: • A voltage higher than VCC or lower than VSS is applied to an input or output pin. • A voltage higher than the rated voltage is applied between VCC pins and VSS pins. • The AVCC power supply is applied before the VCC voltage. Latch-up may increase the power supply current dramatically, causing thermal damages to the device. For the same reason, extra care is required to not let the analog power-supply voltage (AVCC, AVRH) exceed the digital power-supply voltage.
2. Unused pins handling
Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0). Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. They must therefore be pulled up or pulled down through resistors. To prevent latch-up, those resistors should be more than 2 kΩ. Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.
3. External clock usage
The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows: 1. Single phase external clock • When using a single phase external clock, X0 (X0A) pin must be driven and X1 (X1A) pin left open.
X0 X1
70
FME-MB96330 rev 4
MB96330 Series
2. Opposite phase external clock • When using an opposite phase external clock, X1 (X1A) must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins.
X0 X1
4. Unused sub clock signal
If the pins X0A and X1A are not connected to an oscillator, a pull-down resistor must be connected on the X0A pin and the X1A pin must be left open.
5. Notes on PLL clock mode operation
If the PLL clock mode is selected and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.
6. Power supply pins (VCC/VSS)
It is required that all VCC-level as well as all VSS-level power supply pins are at the same potential. If there is more than one VCC or VSS level, the device may operate incorrectly or be damaged even within the guaranteed operating range. VCC and VSS must be connected to the device from the power supply with lowest possible impedance. As a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1 µF between VCC and VSS as close as possible to VCC and VSS pins.
7. Crystal oscillator and ceramic resonator circuit
Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits. It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation. It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.
8. Turn on sequence of power supply to A/D converter and analog inputs
It is required to turn the A/D converter power supply (AVCC, AVRH, AVRL) and analog inputs (ANn) on after turning the digital power supply (VCC) on. It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, the voltage must not exceed AVRH or AVCC (turning the analog and digital power supplies simultaneously on or off is acceptable).
9. Pin handling when not using the A/D converter
It is required to connect the unused pins of the A/D converter as AVCC = VCC, AVSS = AVRH = AVRL = VSS.
10. Notes on Power-on
To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50µs from 0.2 V to 2.7 V.
FME-MB96330 rev 4
71
MB96330 Series
11. Stabilization of power supply voltage
If the power supply voltage varies acutely even within the operation safety range of the Vcc power supply voltage, a malfunction may occur. The Vcc power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that Vcc ripple fluctuations (peak to peak value) in the commercial frequencies (50 to 60 Hz) fall within 10% of the standard Vcc power supply voltage and the transient fluctuation rate becomes 0.1V/µs or less in instantaneous fluctuation for power supply switching.
12. Serial communication
There is a possibility to receive wrong data due to noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise. Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.
72
FME-MB96330 rev 4
MB96330 Series
■ ELECTRICAL CHARACTERISTICS
1. Absolute Maximum Ratings
Parameter Power supply voltage USB power supply voltage AD Converter voltage references Input voltage USB Input voltage Output voltage USB output voltage Maximum Clamp Current Total Maximum Clamp Current “L” level maximum output current Symbol VCC AVCC VCC3 AVRH, AVRL VI VIUSB VO VOUSB ICLAMP Σ|ICLAMP| IOL1 IOLUSB “L” level average output current IOLAV1 IOLAVUSB “L” level maximum overall output current “L” level average overall output current ”H” level maximum output current ΣIOL1 ΣIOLAV1 IOH1 IOHUSB ”H” level average output current IOHAV1 IOHAVUSB ”H” level maximum overall output current ”H” level average overall output current ΣIOH1 ΣIOHAV1 Rating Min Max VSS - 0.3 VSS + 6.0 VSS - 0.3 VSS + 6.0 VSS - 0.3 VSS + 4.0 VSS - 0.3 VSS + 6.0 VSS - 0.3 VSS + 6.0 VSS - 0.5 VSS + 4.0 VSS - 0.3 VSS + 6.0 VSS - 0.5 VSS + 4.0 -4.0 +4.0 40 15 36 5 15 100 50 -15 -36 -5 -15 -100 -50 Unit V V V V V V V V mA mA VCC = AVCC *1 USB device only AVCC ≥ AVRH, AVCC ≥ AVRL, AVRH > AVRL, AVRL ≥ AVSS VI ≤ VCC + 0.3V
*2
Remarks
VIUSB ≤ VCC3 + 0.5 (USB pins UDP, UDM) VO ≤ VCC + 0.3V *2 VOUSB ≤ VCC3 + 0.5 (USB pins UDP, UDM) Applicable to general purpose I/O pins *3 Applicable to general purpose I/O pins *3
mA Normal outputs with driving strength set to 5mA mA USB pins UDP, UDM mA Normal outputs with driving strength set to 5mA mA USB pins UDP, UDM mA Normal outputs mA Normal outputs mA Normal outputs with driving strength set to 5mA
mA USB pins UDP, UDM mA Normal outputs with driving strength set to 5mA mA USB pins UDP, UDM mA Normal outputs mA Normal outputs
FME-MB96330 rev 4
73
MB96330 Series
Rating Min Permitted Power dissipation (Flash devices) *4 PD 0 Operating ambient temperature TA -40 -40 Storage temperature TSTG -55 Max 370*5 740*5 460*5 550*5 +70 +105 +125 +150
o o
Parameter
Symbol
Unit mW TA=105oC mW TA=85oC mW mW
Remarks
TA=125oC, no Flash program/ erase, MB96(F)338Y/R only *6 TA=120oC, no Flash program/ erase, MB96(F)338Y/R only *6 MB96V300B MB96(F)33x MB96(F)338Y/R*6
C
C
*1: AVCC and VCC must be set to the same voltage. It is required that AVCC does not exceed VCC and that the voltage at the analog inputs does not exceed AVCC neither when the power is switched on. *2: VI and VO should not exceed VCC + 0.3 V. VI should also not exceed the specified ratings. However if the maximum current to/from a input is limited by some means with external components, the ICLAMP rating supersedes the VI rating. Input/output voltages of standard ports depend on VCC. *3: • Applicable to all general purpose I/O pins (Pnn_m) • Use within recommended operating conditions. • Use at DC voltage (current) • The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller. • The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods. • Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices. • Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result. • Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).
74
FME-MB96330 rev 4
MB96330 Series
• Sample recommended circuits: Protective Diode
VCC
Limiting resistance +B input (0V to 16V)
P-ch
N-ch
R
*4: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB. The actual power dissipation depends on the customer application and can be calculated as follows: PD = PIO + PINT PIO = ∑ (VOL * IOL + VOH * IOH) (IO load power dissipation, sum is performed on all IO ports) PINT = VCC * (ICC + IA) (internal power dissipation) ICC is the total core current consumption into VCC as described in the “DC characteristics” and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming or the clock modulator. IA is the analog current consumption into AVCC. *5: Worst case value for a package mounted on single layer PCB at specified TA without air flow. *6: Please contact Fujitsu for reliability limitations when using under these conditions. WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.
FME-MB96330 rev 4
75
MB96330 Series
2. Recommended Operating Conditions
Value Min 3.0 3.0 3.5 Typ 3.3 4.7 Max 5.5 3.6 15
Parameter Power supply voltage USB power supply voltage Smoothing capacitor at C pin
Symbol VCC VCC3 CS
Unit V V µF
Remarks
USB device only Use a X7R ceramic capacitor or a capacitor that has similar frequency characteristics
WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device’s electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.
76
FME-MB96330 rev 4
MB96330 Series
3. DC characteristics
(TA = -40˚C to 125˚C, VCC = AVCC = 3.0V to 5.5V, VCC3 = 3.0V to 3.6V, VSS = AVSS = 0V) Parameter Input H voltage Symbol Pin Condition CMOS Hysteresis 0.8/0.2 input selected CMOS Hysteresis Port inputs 0.7/0.3 input selected Pnn_m AUTOMOTIVE Hysteresis input selected TTL input selected VIHUSB VIHX0F VIHX0S VIHR VIHM UDP, UDM X0 X0,X1, X0A,X1A RSTX MD2-MD0 External clock in “Fast Clock Input mode” External clock in “oscillation mode” Value Min
0.8 VCC 0.7 VCC 0.74 VCC 0.8 VCC 2.0 2.0 0.8 VCC 2.5 0.8 VCC VCC 0.3
Typ
-
Max
VCC + 0.3 VCC + 0.3 VCC + 0.3 VCC + 0.3 VCC + 0.3 VCC3 + 0.3 VCC + 0.3 VCC + 0.3 VCC + 0.3 VCC + 0.3
Unit
Remarks
V V V V V V V V V V CMOS Hysteresis input USB pins VCC ≥ 4.5V VCC < 4.5V
-
VIH
-
-
-
-
FME-MB96330 rev 4
77
MB96330 Series
(TA = -40˚C to 125˚C, VCC = AVCC = 3.0V to 5.5V, VCC3 = 3.0V to 3.6V, VSS = AVSS = 0V) Parameter Input L voltage Symbol Pin Condition CMOS Hysteresis 0.8/0.2 input selected CMOS Hysteresis 0.7/0.3 input sePort inputs lected Pnn_m AUTOMOTIVE Hysteresis input selected TTL input selected VILUSB VILX0F VILX0S VILR VILM Output H voltage VOH2 Normal outputs UDP, UDM X0 X0,X1, X0A,X1A RSTX MD2-MD0 External clock in “Fast Clock Input mode” External clock in “oscillation mode” 4.5V ≤ VCC ≤ 5.5V IOH = -2mA 3.0V ≤ VCC < 4.5V IOH = -1.6mA 4.5V ≤ VCC ≤ 5.5V VCC 0.5 -
Value Min
VSS 0.3 VSS 0.3 VSS 0.3 VSS 0.3 VSS 0.3 VSS 0.3 VSS 0.3 VSS 0.3 VSS 0.3 VSS 0.3
Typ
-
Max
0.2 VCC 0.3 VCC 0.5 VCC 0.46 VCC 0.8 0.8
Unit
Remarks
V
-
V V VCC ≥ 4.5V VCC < 4.5V V V V V V V Driving strength set to 2mA (PODR:OD=1) CMOS Hysteresis input USB pins
VIL
-
-
0.2 VCC
-
0.4 0.2 VCC VSS + 0.3
V
VOH5
Normal outputs
IOH = -5mA 3.0V ≤ VCC < 4.5V IOH = -3mA 4.5V ≤ VCC ≤ 5.5V
VCC 0.5
-
-
V
Driving strength set to 5mA (PODR:OD=0)
VOH3
3mA outputs
IOH = -3mA 3.0V ≤ VCC < 4.5V IOH = -2mA 3.0V ≤ VCC3 < 3.6V IOH = -20mA
VCC 0.5
-
-
V
I/O circuit type “N”
VOHUSB
UDP, UDM
VCC3 0.4
-
-
V
USB pins
78
FME-MB96330 rev 4
MB96330 Series
(TA = -40˚C to 125˚C, VCC = AVCC = 3.0V to 5.5V, VCC3 = 3.0V to 3.6V, VSS = AVSS = 0V) Parameter Output L voltage VOL2 Normal outputs Symbol Pin Condition
4.5V ≤ VCC ≤ 5.5V IOL = +2mA 3.0V ≤ VCC < 4.5V IOL = +1.6mA 4.5V ≤ VCC ≤ 5.5V 0.4
Value Min Typ Max
Unit
Remarks
V
Driving strength set to 2mA (PODR:OD=1)
VOL5
Normal outputs
IOL = +5mA 3.0V ≤ VCC < 4.5V IOL = +3mA 3.0V ≤ VCC ≤ 5.5V IOL = +3mA 3.0V ≤ VCC3 < 3.6V IOL = +20mA
-
-
0.4
V
Driving strength set to 5mA (PODR:OD=0)
VOL3 VOLUSB
3mA outputs UDP, UDM
-
-
0.4
V V
I/O circuit type “N” USB pins
-
-
0.4
Input leak current USB input leak current Pull-up resistance
IIL
VSS < VI < VCC Pnn_m (except AVSS, AVRL < VI < USB pins) AVCC, AVRH UDP, UDM
VSS < VI < VCC3
-1
-
+1
µA Single port pin µA USB pins kΩ kΩ
-5 40 25
100 50
+5 160 100
RUP
Pnn_m, RSTX
VCC = 3.3V ± 10% VCC = 5.0V ± 10%
FME-MB96330 rev 4
79
MB96330 Series
(TA = -40˚C to 125˚C, VCC = AVCC = 3.0V to 5.5V, VSS = AVSS = 0V) Parameter Symbol Condition (at TA) PLL Run mode with CLKS1/2 = CLKB = CLKP1/3 = 16MHz, CLKP2 = 8MHz 1 Flash/ROM wait state (CLKRC and CLKSC stopped) PLL Run mode with CLKS1/2 = CLKB = CLKP1/3 = 32MHz, CLKP2 = 16MHz 2 Flash/ROM wait states (CLKRC and CLKSC stopped) PLL Run mode with CLKS1/2 = 48MHz, CLKB = CLKP1/2 = 24MHz CLKP3 = 48MHz ICCPLL 0 Flash/ROM wait states (CLKRC and CLKSC stopped) PLL Run mode with CLKS1/2 = CLKB = CLKP1/3 = 48MHz, CLKP2 = 24MHz 2 Flash/ROM wait states (CLKRC and CLKSC stopped. Core voltage at 1.9V) PLL Run mode with CLKS1/2 = 96MHz, CLKB = CLKP1/3 = 48MHz, CLKP2 = 24MHz 1 Flash/ROM wait state (CLKRC and CLKSC stopped. Core voltage at 1.9V) mA MB96F33xU +125˚C 61 78.5 +125˚C +25˚C +125˚C +25˚C +125˚C +25˚C +125˚C +25˚C 41 44 46 50 52 53 55 59 56.5 55 mA MB96F33xY/R 59.5 62 mA MB96F33xU 66.5 67 mA MB96F33xY/R 71.5 74 +25˚C +125˚C +25˚C +125˚C +25˚C +125˚C +25˚C +125˚C +25˚C +125˚C +25˚C Value Typ 18 20 19 21 29 31 30 32 33 35 39 Max 23.5 mA MB96F33xY/R 27.5 24.5 mA MB96F33xU 28.5 35 mA MB96F33xY/R 39.5 36 mA MB96F33xU 40.5 45 mA MB96F33xY/R 49.5 52 mA MB96F33xU Unit Remarks
Power supply current in Run modes*
80
FME-MB96330 rev 4
MB96330 Series
(TA = -40˚C to 125˚C, VCC = AVCC = 3.0V to 5.5V, VSS = AVSS = 0V) Parameter Symbol Condition (at TA) Main Run mode with CLKS1/2 = CLKB = CLKP1/2/3 = 4MHz ICCMAIN 1 Flash/ROM wait state (CLKPLL, CLKSC and CLKRC stopped) RC Run mode with CLKS1/2 = CLKB = CLKP1/2/3 = 2MHz ICCRCH 1 Flash/ROM wait state (CLKMC, CLKPLL and CLKSC stopped) RC Run mode with CLKS1/2 = CLKB = CLKP1/2/3 = 100kHz, SMCR:LPMS = 0 1 Flash/ROM wait state Power supply current in Run modes* ICCRCL (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode) RC Run mode with CLKS1/2 = CLKB = CLKP1/2/3 = 100kHz, SMCR:LPMS = 1 1 Flash/ROM wait state (CLKMC, CLKPLL and +125˚C CLKSC stopped. Voltage regulator in low power mode, no Flash programming/erasing allowed) Sub Run mode with CLKS1/2 = CLKB = CLKP1/2/3 = 32kHz ICCSUB 1 Flash/ROM wait state (CLKMC, CLKPLL and +125˚C CLKRC stopped, no Flash programming/erasing allowed) 0.85 3.55 +25˚C 0.9 3.6 +125˚C 1.15 4 +25˚C +125˚C +25˚C +125˚C +25˚C +125˚C +25˚C +125˚C +25˚C Value Typ 4.85 5.75 5 5.9 2.8 3.7 2.9 3.8 0.4 Max 5.8 mA MB96F33xY/R 9.3 6 mA MB96F33xU 9.5 3.9 mA MB96F33xY/R 7.4 4 mA MB96F33xU 7.5 0.65 Unit Remarks
mA
+25˚C
0.17
0.3
mA
0.11
0.25
mA
FME-MB96330 rev 4
81
MB96330 Series
(TA = -40˚C to 125˚C, VCC = AVCC = 3.0V to 5.5V, VSS = AVSS = 0V) Parameter Symbol Condition (at TA) PLL Sleep mode with CLKS1/2 = CLKP1/3 = 16MHz, CLKP2 = 8MHz (CLKRC and CLKSC stopped) PLL Sleep mode with CLKS1/2 = CLKP1/3 = 32MHz, CLKP2 = 16MHz (CLKRC and CLKSC stopped) PLL Sleep mode with CLKS1/2 = 48MHz, CLKP1/2 = 24MHz, CLKP3 = 48MHz (CLKRC and CLKSC stopped) +25˚C +125˚C +25˚C +125˚C +25˚C +125˚C +25˚C +125˚C +25˚C +125˚C +25˚C +125˚C Value Typ 6 7 7 8 11.5 12.7 12.5 13.7 10.5 11.7 16.5 17.7 15 16.2 21 22.2 17 18.2 23 24.2 1.75 2.55 1.9 2.7 Max 8 mA MB96F33xY/R 11.5 9 mA MB96F33xU 12.5 14.5 mA MB96F33xY/R 18 15.5 mA MB96F33xU 19 13 mA MB96F33xY/R 16.5 20 mA MB96F33xU 23.5 18 mA MB96F33xY/R 21.5 25 mA MB96F33xU +125˚C +25˚C +125˚C +25˚C +125˚C +25˚C +125˚C +25˚C +125˚C 28.5 20 mA MB96F33xY/R 23.5 27 mA MB96F33xU 30.5 2.2 mA MB96F33xY/R 5.5 2.4 mA MB96F33xU 5.7 Unit Remarks
ICCSPLL
Power supply current in Sleep modes*
+25˚C PLL Sleep mode with CLKS1/2 = CLKP1/3 = 48MHz, CLKP2 = 24MHz +125˚C (CLKRC and CLKSC stopped. Core voltage at 1.9V) PLL Sleep mode with CLKS1/2 = 96MHz, CLKP1/3 = 48MHz, CLKP2 = 24MHz (CLKRC and CLKSC stopped. Core voltage at 1.9V) Main Sleep mode with CLKS1/2 = CLKP1/2/3 = 4MHz (CLKPLL, CLKSC and CLKRC stopped) +25˚C
ICCSMAIN
82
FME-MB96330 rev 4
MB96330 Series
(TA = -40˚C to 125˚C, VCC = AVCC = 3.0V to 5.5V, VSS = AVSS = 0V) Parameter Symbol Condition (at TA) +25˚C +125˚C +25˚C +125˚C +25˚C Value Typ 1 1.8 1.1 1.9 0.3 Max 1.6 mA MB96F33xY/R 4.9 1.7 mA MB96F33xU 5 0.55 Unit Remarks
ICCSRCH
RC Sleep mode with CLKS1/2 = CLKP1/2/3 = 2MHz (CLKMC, CLKPLL and CLKSC stopped) RC Sleep mode with CLKS1/2 = CLKP1/2/3 = 100kHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode) RC Sleep mode with CLKS1/2 = CLKP1/2/3 = 100kHz, SMCR:LPMSS = 1 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode) Sub Sleep mode with CLKS1/2 = CLKP1/2/3 = 32kHz (CLKMC, CLKPLL and CLKRC stopped)
mA +125˚C 1.05 3.85
Power supply current in Sleep modes*
ICCSRCL
+25˚C
0.06
0.2
mA +125˚C 0.78 3.45
+25˚C +125˚C
0.05 0.77
0.17 mA 3.4
ICCSSUB
FME-MB96330 rev 4
83
MB96330 Series
(TA = -40˚C to 125˚C, VCC = AVCC = 3.0V to 5.5V, VSS = AVSS = 0V) Parameter Symbol Condition (at TA) PLL Timer mode with CLKMC = 4MHz, CLKPLL = 48MHz (CLKRC and CLKSC stopped) Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped. Voltage regulator in high power mode) Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 1 (CLKPLL, CLKRC and CLKSC stopped. Voltage regulator in low power mode) RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode) RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 1 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode) +25˚C +125˚C +25˚C Value Typ 1.5 2.3 0.35 Max 2 mA 5.5 0.55 mA +125˚C 1.05 3.85 Unit Remarks
ICCTPLL
ICCTMAIN
+25˚C
0.09
0.2 mA
Power supply current in Timer modes*
+125˚C
0.81
3.45
+25˚C
0.35
0.55 mA
+125˚C
1.05
3.85
ICCTRCH
+25˚C
0.08
0.2 mA
+125˚C
0.8
3.45
84
FME-MB96330 rev 4
MB96330 Series
(TA = -40˚C to 125˚C, VCC = AVCC = 3.0V to 5.5V, VSS = AVSS = 0V) Parameter Symbol Condition (at TA) RC Timer mode with CLKRC = 100kHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode) RC Timer mode with CLKRC = 100kHz, SMCR:LPMSS = 1 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode) Sub Timer mode with CLKSC = 32kHz (CLKMC, CLKPLL and CLKRC stopped) VRCR:LPMB[2:0] = 110B Power supply current in Stop Mode (Core voltage at 1.8V) ICCH VRCR:LPMB[2:0] = 000B (Core voltage at 1.2V) Power supply current for active Low Voltage detector Power supply current for active Clock modulator Flash Write/Erase current Input capacitance Low voltage detector enabled (RCR:LVDE = 1) Clock modulator enabled (CMCR:PDX = 1) Current for one Flash module +25˚C +125˚C +25˚C +125˚C 0.02 0.6 90 100 3 15 5 0.1 mA 2.7 140 150 4.5 40 15 mA mA pF µA Must be added to all current above Must be added to all current above Must be added to all current above Other than C, AVCC, AVSS, AVRH, AVRL, VCC, VSS +25˚C Value Typ 0.3 Max 0.5 mA +125˚C 1 3.75 Unit Remarks
Power supply current in Timer modes*
ICCTRCL
+25˚C
0.04
0.15 mA
+125˚C
0.76
3.35
+25˚C +125˚C +25˚C +125˚C
0.045 0.76 0.03 0.75
0.15 mA 3.35 0.13 mA 3.3
ICCTSUB
ICCLVD
ICCCLOMO ICCFLASH CIN
* The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter “Standby mode and voltage regulator control circuit” of the Hardware Manual for further details about voltage regulator control.
FME-MB96330 rev 4
85
MB96330 Series
4. AC Characteristics Source Clock timing
(TA = -40˚C to 125˚C, VCC = AVCC = 3.0V to 5.5V, VSS = AVSS = 0V) Parameter Symbol Pin Value Min 3 Clock frequency fC X0, X1 0 3.5 0 Clock frequency fFCI X0 3.5 32 X0A, X1A Clock frequency fCL X0A 0 0 50 Clock frequency fCR 1 RC clock stabilization time PLL Clock frequency PLL Phase Jitter Input clock pulse width Input clock pulse width tRCSTAB fCLKVCO TPSKEW PWH, PWL X0,X1 64 8 5 2 4 MHz 32.768 100 56 100 100 50 200 MHz Typ Max 16 16 16 56 Unit Remarks
MHz When using a crystal oscillator, PLL off MHz MHz MHz When using an opposite phase external clock, PLL off When using a crystal oscillator or opposite phase external clock, PLL on When using a single phase external clock in “Fast Clock Input mode” , PLL off When using a single phase external clock in “Fast Clock Input mode” , PLL on When using an opposite phase external clock When using a single phase external clock When using slow frequency of RC oscillator When using fast frequency of RC oscillator Applied after any reset and when activating the RC oscillator. MHz ns ns µs Permitted VCO output frequency of PLL (CLKVCO) For CLKMC (PLL input clock) ≥ 4MHz, jitter coming from external oscillator, crystal or resonator is not covered Duty ratio is about 30% to 70%
kHz When using an oscillation circuit kHz kHz kHz
64 RC clock cycles 200 ±5 -
PWHL, PWLL X0A,X1A
86
FME-MB96330 rev 4
MB96330 Series
tCYL VIH X0 PWH PWL VIL
tCYLL VIH X0A PWHL PWLL VIL
FME-MB96330 rev 4
87
MB96330 Series
Internal Clock timing
(TA = -40˚C to 125˚C, VCC = AVCC = 3.0V to 5.5V, VSS = AVSS = 0V) Core Voltage Settings Parameter Internal System clock frequency (CLKS1 and CLKS2) Internal CPU clock frequency (CLKB), internal peripheral clock frequency (CLKP1) Internal peripheral clock frequency (CLKP2) Internal peripheral clock frequency (Clock CLKP3) Symbol Min fCLKS1, fCLKS2 0 0 fCLKB, fCLKP1 0 0 fCLKP2 fCLKP3 0 0 1.8V Max 92 90 52 43.5 28 43.5 Min 0 0 0 0 0 0 1.9V Max 96 96 56 48 32 48 MHz MHz MHz MHz MHz MHz MB96F33x Others than below MB96F33x Others than below MB96F33x Unit Remarks
WARNING: For USB usage, it is important to change the voltage regulator setting to output 1.9V. Please refer to the chapter Standby Mode and Voltage Regulator control circuit of the hardware manual to perform such setting.
88
FME-MB96330 rev 4
MB96330 Series
External Reset timing
(TA = -40˚C to 125˚C, VCC = AVCC = 3.0V to 5.5V, VSS = AVSS = 0V) Parameter Reset input time Symbol tRSTL Pin RSTX Value Min 500 Typ Max Unit ns Remarks
tRSTL RSTX
0.2 VCC
0.2 VCC
FME-MB96330 rev 4
89
MB96330 Series
Power On Reset timing
(TA = -40˚C to 125˚C, VCC = AVCC = 3.0V to 5.5V, VSS = AVSS = 0V) Parameter Power on rise time Power off time Symbol tR tOFF Pin Vcc Vcc Value Min 0.05 1 Typ Max 30 Unit ms ms Remarks
tR
VCC
0.2 V
2.7V 0.2 V tOFF 0.2 V
If the power supply is changed too rapidly, a power-on reset may occur. We recommend a smooth startup by restraining voltages when changing the power supply voltage during operation, as shown in the figure below.
VCC
3V Rising edge of 50 mV/ms maximum is allowed
90
FME-MB96330 rev 4
MB96330 Series
External Input timing
(TA = -40˚C to 125˚C, VCC = AVCC = 3.0V to 5.5V, VSS = AVSS = 0V) Parameter Symbol Pin INTn(_R) NMI(_R) Pnn_m Input pulse width tINH tINL TINn(_R) TTGn(_R) ADTG(_R) FRCKn(_R) INn(_R) Note : Relocated Resource Inputs have same characteristics ⎯ 2*tCLKP1 + 200
(tCLKP1=1/ fCLKP1)
Condition
Value Min 200 Max ⎯
Unit ns
Used Pin input function External Interrupt NMI General Purpose IO Reload Timer PPG Trigger input
⎯
ns
AD Converter Trigger Free Running Timer external clock Input Capture
External Pin input
VIH
VIH VIL tINH tINL VIL
FME-MB96330 rev 4
91
MB96330 Series
External Bus timing
Note: The values given below are for an I/O driving strength IOdrive = 5mA. If IOdrive is 2mA, all the maximum output timing described in the different tables must then be increased by 10ns.
Basic Timing
Parameter
(TA = −40 °C to +125 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, IOdrive = 5mA, CL = 50pF) Symbol tCYC Pin Condition Value Min 25 ECLK ⎯ tCYC/2-5 tCYC/2-5 -20 CSn, UBX, LBX, ECLK ⎯ -20 -20 -20 -10 ALE, ECLK ⎯ -10 -10 -10 A[23:0], ECLK A[23:16], ECLK AD[15:0], ECLK RDX, WRX, WRLX,WRHX, ECLK
EBM:NMS=1
Max ⎯ tCYC/2+5 tCYC/2+5 20 20 20 20 10 10 10 10 15 15 15 15 15 15 10 10 10 10
Unit
Remarks
ECLK
tCHCL tCLCH tCHCBH
ns
ECLK → UBX/ LBX / CSn time
tCHCBL tCLCBH tCLCBL tCHLH tCHLL tCLLH tCLLL tCHAV tCLAV tCHAV tCLAV tCLADV tCHADV tCHRWH
ns
ECLK → ALE time
ns
ECLK → address valid time (non-multiplexed)
-15 -15 -15 -15 -15 -15 -10 -10 -10 -10
ns ns ns
ECLK → address valid time (multiplexed)
EBM:NMS=0
EBM:NMS=0
ECLK → RDX /WRX time
tCHRWL tCLRWH tCLRWL
⎯
ns
92
FME-MB96330 rev 4
MB96330 Series
(TA = −40 °C to +125 °C, VCC = 3.0 to 4.5V, VSS = 0.0 V, IOdrive = 5mA, CL = 50pF) Parameter Symbol tCYC ECLK tCHCL tCLCH tCHCBH ECLK → UBX/ LBX / CSn time tCHCBL tCLCBH tCLCBL tCHLH ECLK → ALE time tCHLL tCLLH tCLLL ECLK → address valid time (non-multiplexed) tCHAV tCLAV tCHAV ECLK → address valid time (multiplexed) tCLAV tCLADV tCHADV tCHRWH ECLK → RDX /WRX time tCHRWL tCLRWH tCLRWL RDX, WRX, WRLX, WRHX, ECLK ⎯ A[23:0], ECLK EBM:NMS=1 A[23:16], ECLK AD[15:0], ECLK ALE, ECLK ⎯ CSn, UBX, LBX, ECLK ⎯ ECLK ⎯ Pin Condition Value Min 30 tCYC/2-8 tCYC/2-8 -25 -25 -25 -25 -15 -15 -15 -15 -20 -20 -20 -20 -20 -20 -15 -15 -15 -15 Max ⎯ tCYC/2+8 tCYC/2+8 25 25 25 25 15 15 15 15 20 20 20 20 20 20 15 15 15 15 ns ns ns ns ns ns ns Unit Remarks
EBM:NMS=0
EBM:NMS=0
FME-MB96330 rev 4
93
MB96330 Series
tCYC tCHCL ECLK 0.8*Vcc 0.2*Vcc tCHAV A[23:0] tCLAV tCLCH
tCHCBL CSn LBX UBX
tCLCBH
tCLCBL
tCHCBH
tCHRWL RDX WRX (WRLX, WRHX)
tCLRWH
tCLRWL
tCHRWH
tCLLH ALE
tCHLL
tCHLH
tCLLL
tCLADV Address
tCHADV
AD[15:0]
Refer to the Hardware Manual for detailed Timing Charts
94
FME-MB96330 rev 4
MB96330 Series
Bus Timing (Read)
Parameter (TA = −40 °C to +125 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, IOdrive = 5mA, CL = 50pF) Symbol Pin Conditions
EACL:STS=0 and EACL:ACE=0
Value Min tCYC/2 − 5 tCYC − 5 3tCYC/2 − 5 tCYC − 15 Max ⎯ ⎯ ⎯ ⎯ ⎯
Unit
Remarks
ALE pulse width (multiplexed)
tLHLL ALE
EACL:STS=1 EACL:STS=0 and EACL:ACE=1 EACL:STS=0 and EACL:ACE=0
ns
tAVLL ALE, A[23:16],
EACL:STS=1 and 3tCYC/2 − 15 EACL:ACE=0 EACL:STS=0 and EACL:ACE=1
ns ⎯ ⎯ ⎯ ⎯ ns ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ns ⎯ ⎯ ns ⎯ 2tCYC − 55 ns
w/o cycle extension EBM:NMS = 0
2tCYC − 15
Valid address ⇒ ALE ↓ time (multiplexed)
EACL:STS=1 and 5tCYC/2 − 15 EACL:ACE=1 EACL:STS=0 and EACL:ACE=0 EACL:STS=1 and EACL:ACE=0
tCYC/2 − 15 tCYC − 15
tADVLL ALE,AD[15:0]
EACL:STS=0 and 3tCYC/2 − 15 EACL:ACE=1 EACL:STS=1 and EACL:ACE=1
2tCYC − 15 tCYC/2 − 15 -15 tCYC/2 − 15 3tCYC/2 − 15 5tCYC/2 − 15 tCYC − 15 2tCYC − 15 ⎯
ALE ↓ ⇒ Address valid time (multiplexed) Valid address ⇒ RDX ↓ time (non-multiplexed)
EACL:STS=0
tLLAX ALE, AD[15:0]
EACL:STS=1
ns
tAVRL RDX, A[23:0]
EBM:NMS= 1 EACL:ACE=0 EBM:NMS=0 EACL:ACE=1 EBM:NMS=0 EACL:ACE=0 EBM:NMS=0 EACL:ACE=1 EBM:NMS=0 EBM:NMS= 1
ns
tAVRL Valid address ⇒ RDX ↓ time (multiplexed)
RDX, A[23:16]
tADVRL RDX, AD[15:0] Valid address ⇒ Valid data input (non-multiplexed)
tAVDV
A[23:0], AD[15:0]
FME-MB96330 rev 4
95
MB96330 Series
(TA = −40 °C to +125 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, IOdrive = 5mA, CL = 50pF) Parameter Symbol Pin Conditions
EACL:ACE=0 EBM:NMS=0 EACL:ACE=1 EBM:NMS=0 EACL:ACE=0 EBM:NMS=0 EACL:ACE=1 EBM:NMS=0
Value Min ⎯ ⎯ ⎯ ⎯ 3 tCYC/2 − 5 ⎯ 0 0 Max 3tCYC − 55
Unit
Remarks
tAVDV Valid address ⇒ Valid data input (multiplexed)
A[23:16], AD[15:0]
ns 4tCYC − 55 5tCYC/2 − 55 ns 7tCYC/2 − 55 ⎯ ns
w/o cycle extension
tADVDV AD[15:0]
w/o cycle extension
RDX pulse width RDX ↓ ⇒ Valid data input RDX ↑ ⇒ Data hold time Address valid ⇒ Data hold time RDX ↑ ⇒ ALE ↑ time
tRLRH RDX tRLDV RDX, AD[15:0] tRHDX RDX, AD[15:0] tAXDX A[23:0], AD[15:0]
⎯ ⎯ ⎯ ⎯
w/o cycle extension w/o cycle extension
3 tCYC/2 − 50 ns ⎯ ⎯ ⎯ ns ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ tCYC − 50 ns ns ns ns ns ns
tRHLH RDX, ALE tAVCH A[23:0], ECLK tADVCH AD[15:0], ECLK tRLCH RDX, ECLK tLLRL ALE, RDX tCHDV AD[15:0], ECLK
EACL:STS=1 and 3tCYC/2 − 10 EACL:ACE=1 other ECL:STS, tCYC/2 − 10 EACL:ACE setting
Valid address ⇒ ECLK ↑ time RDX ↓ ⇒ ECLK ↑ time ALE ↓ ⇒ RDX ↓ time ECLK↑ ⇒ Valid data input
⎯ ⎯
EACL:STS=0 EACL:STS=1
tCYC − 15 tCYC/2 − 15 tCYC/2 − 10 tCYC/2 − 10 − 10 ⎯
⎯
96
FME-MB96330 rev 4
MB96330 Series
(TA = −40 °C to +125 °C, VCC = 3.0 to 4.5V, VSS = 0.0 V, IOdrive = 5mA, CL = 50pF) Parameter Symbol Pin Conditions
EACL:STS=0 and EACL:ACE=0
Value Min tCYC/2 − 8 tCYC − 8 3tCYC/2 − 8 tCYC − 20 Max ⎯ ⎯ ⎯ ⎯ ⎯
Unit
Remarks
ALE pulse width (multiplexed)
tLHLL ALE
EACL:STS=1 EACL:STS=0 and EACL:ACE=1 EACL:STS=0 and EACL:ACE=0
ns
tAVLL ALE, A[23:16],
EACL:STS=1 and 3tCYC/2 − 20 EACL:ACE=0 EACL:STS=0 and EACL:ACE=1
ns ⎯ ⎯ ⎯ ⎯ ns ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ns ⎯ ⎯ ns ⎯ 2tCYC − 60 ns
w/o cycle extension EBM:NMS =0
2tCYC − 20
Valid address ⇒ ALE ↓ time (multiplexed)
EACL:STS=1 and 5tCYC/2 − 20 EACL:ACE=1 EACL:STS=0 and EACL:ACE=0 EACL:STS=1 and EACL:ACE=0
tCYC/2 − 20 tCYC − 20
tADVLL ALE, AD[15:0]
EACL:STS=0 and 3tCYC/2 − 20 EACL:ACE=1 EACL:STS=1 and EACL:ACE=1
2tCYC − 20 tCYC/2 − 20 -20 tCYC/2 − 20 3tCYC/2 − 20 5tCYC/2 − 20 tCYC − 20 2tCYC − 20 ⎯
ALE ↓ ⇒ Address valid time (multiplexed) Valid address ⇒ RDX ↓ time (non-multiplexed)
EACL:STS=0
tLLAX ALE, AD[15:0]
EACL:STS=1
ns
tAVRL RDX, A[23:0]
EBM:NMS= 1 EACL:ACE=0 EBM:NMS=0 EACL:ACE=1 EBM:NMS=0 EACL:ACE=0 EBM:NMS=0 EACL:ACE=1 EBM:NMS=0 EBM:NMS= 1
ns
tAVRL Valid address ⇒ RDX ↓ time (multiplexed)
RDX, A[23:16]
tADVRL RDX, AD[15:0] Valid address ⇒ Valid data input (non-multiplexed)
tAVDV
A[23:0], AD[15:0]
FME-MB96330 rev 4
97
MB96330 Series
(TA = −40 °C to +125 °C, VCC = 3.0 to 4.5V, VSS = 0.0 V, IOdrive = 5mA, CL = 50pF) Parameter Symbol Pin Conditions
EACL:ACE=0 EBM:NMS=0 EACL:ACE=1 EBM:NMS=0 EACL:ACE=0 EBM:NMS=0 EACL:ACE=1 EBM:NMS=0
Value Min ⎯ ⎯ ⎯ ⎯ 3tCYC/2 − 8 ⎯ 0 0 Max 3tCYC − 60
Unit
Remarks
tAVDV Valid address ⇒ Valid data input (multiplexed)
A[23:16], AD[15:0]
ns 4tCYC − 60 5tCYC/2 − 60 ns 7tCYC/2 − 60 ⎯ ns
w/o cycle extension
tADVDV AD[15:0]
w/o cycle extension
RDX pulse width RDX ↓ ⇒ Valid data input RDX ↑ ⇒ Data hold time Address valid ⇒ Data hold time RDX ↑ ⇒ ALE ↑ time
tRLRH RDX tRLDV RDX, AD[15:0] tRHDX RDX, AD[15:0] tAXDX A[23:0]
⎯ ⎯ ⎯ ⎯
w/o cycle extension w/o cycle extension
3tCYC/2 − 55 ns ⎯ ⎯ ⎯ ns ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ tCYC − 55 ns ns ns ns ns ns
tRHLH RDX, ALE tAVCH A[23:0], ECLK tADVCH AD[15:0], ECLK tRLCH RDX, ECLK tLLRL ALE, RDX tCHDV AD[15:0], ECLK
EACL:STS=1 and 3tCYC/2 − 15 EACL:ACE=1 other ECL:STS, tCYC/2 − 15 EACL:ACE setting
Valid address ⇒ ECLK ↑ time RDX ↓ ⇒ ECLK ↑ time ALE ↓ ⇒ RDX ↓ time ECLK↑ ⇒ Valid data input
⎯ ⎯
EACL:STS=0 EACL:STS=1
tCYC − 20 tCYC/2 − 20 tCYC/2 − 15 tCYC/2 − 15 − 15 ⎯
⎯
98
FME-MB96330 rev 4
MB96330 Series
tAVCH tADVCH ECLK 0.8*Vcc
tRLCH
tCHDV
tAVLL tADVLL ALE tLHLL tAVRL tADVRL RDX
tLLAX
tRHLH
0.2*VCC
tRLRH
tLLRL
A[23:0] tRLDV tAVDV tADVDV AD[15:0] Address VIH VIL Read data tRHDX VIH VIL tAXDX
Refer to the Hardware Manual for detailed Timing Charts .
Bus Timing (Write)
Parameter Valid address ⇒ WRX ↓ time (non-multiplexed)
(TA = −40 °C to +125 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, IOdrive = 5mA, CL = 50pF) Pin WRX, WRLX, WRHX, A[23:0] WRX, WRLX, WRHX, A[23:16] WRX, WRLX, WRHX, AD[15:0] WRX, WRXL, WRHX Condition
EACL:STS=0 EBM:NMS=1 EACL:STS=1 EBM:NMS=1 EACL:ACE=0 EBM:NMS=0 EACL:ACE=1 EBM:NMS=0 EACL:ACE=0 EBM:NMS=0 EACL:ACE=1 EBM:NMS=0
Symbol
Value Min tCYC/2 − 15 tCYC − 15 3tCYC/2 − 15 5tCYC/2 − 15 tCYC − 15 2tCYC − 15 tCYC − 5 Max ⎯
Unit
Remarks
tAVWL
ns ⎯ ⎯ ns ⎯ ⎯ ns ⎯ ⎯ ns
w/o cycle extension
tAVWL Valid address ⇒ WRX ↓ time (multiplexed) tADVWL
WRX pulse width
tWLWH
⎯
FME-MB96330 rev 4
99
MB96330 Series
(TA = −40 °C to +125 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, IOdrive = 5mA, CL = 50pF) Parameter Valid data output ⇒ WRX ↑ time WRX ↑ ⇒ Data hold time WRX ↑ ⇒ Address valid time (non-multiplexed) WRX ↑ ⇒ Address valid time (multiplexed) WRX ↑ ⇒ ALE ↑ time (multiplexed) WRX ↓ ⇒ ECLK ↑ time CSn ⇒ WRX time (non-multiplexed) Symbol Pin WRX, WRLX, WRHX, AD[15:0] WRX, WRLX, WRHX, AD[15:0] Condition Value Min tCYC − 20 Max ⎯ Unit
Remarks
tDVWH
⎯
ns
w/o cycle extension
tWHDX
⎯
EACL:STS=1
tCYC/2 − 15 − 15 tCYC/2 − 15 tCYC/2 − 15 2tCYC − 10 tCYC − 10 tCYC/2 − 10 ⎯ ⎯ ⎯ ⎯ − 15 tCYC/2 − 15 tCYC/2 − 15
⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ tCYC/2 − 15
ns ns ns ns
tWHAX
WRX, WRLX, EBM:NMS=1 WRHX, A[23:0] EACL:STS=0
EBM:NMS=1
tWHAX
WRX, WRLX, WRHX, A[23:16] WRX, WRLX, WRHX, ALE WRX, WRLX, WRHX, ECLK WRX, WRLX, WRHX, CSn
EBM:NMS=0 EBM:ACE=1 and EACL:STS=1 other EBM:ACE and EACL:STS setting ⎯ EACL:STS=0 EBM:NMS=1 EACL:STS=1 EBM:NMS=1 EACL:ACE=0 EBM:NMS=0 EACL:ACE=1 EBM:NMS=0 EACL:STS=1 EBM:NMS=1 EACL:STS=0 EBM:NMS=1 EBM:NMS=0
tWHLH
ns
EBM:NMS=0
tWLCH
ns
tCSLWL
ns tCYC − 15 3tCYC/2 − 15 5tCYC/2 − 15 ⎯ ⎯ ⎯
CSn ⇒ WRX time (multiplexed)
tCSLWL
WRX, WRLX, WRHX, CSn
ns
WRX ⇒ CSn time (non-multiplexed) WRX ⇒ CSn time (multiplexed)
tWHCSH
WRX, WRLX, WRHX, CSn WRX, WRLX, WRHX, CSn
ns ns ns
tWHCSH
(TA = −40 °C to +125 °C, VCC = 3.0 to 4.5V, VSS = 0.0 V, IOdrive = 5mA, CL = 50pF) Parameter Valid address ⇒ WRX ↓ time (non-multiplexed) Symbol Pin WRX, WRLX, WRHX, A[23:0] Condition
EACL:STS=0 EBM:NMS=1 EACL:STS=1 EBM:NMS=1
Value Min tCYC/2 − 20 tCYC − 20 Max ⎯
Unit
Remarks
tAVWL
ns ⎯
100
FME-MB96330 rev 4
MB96330 Series
(TA = −40 °C to +125 °C, VCC = 3.0 to 4.5V, VSS = 0.0 V, IOdrive = 5mA, CL = 50pF) Parameter Symbol Pin WRX, WRLX, WRHX, A[23:16] WRX, WRLX, WRHX, AD[15:0] WRX, WRXL, WRHX WRX, WRLX, WRHX, AD[15:0] WRX, WRLX, WRHX, AD[15:0] Condition
EACL:ACE=0 EBM:NMS=0 EACL:ACE=1 EBM:NMS=0 EACL:ACE=0 EBM:NMS=0 EACL:ACE=1 EBM:NMS=0
Value Min 3tCYC/2 − 20 5tCYC/2 − 20 tCYC − 20 2tCYC − 20 tCYC − 8 tCYC − 25 Max ⎯
Unit
Remarks
tAVWL Valid address ⇒ WRX ↓ time (multiplexed) tADVWL
ns ⎯ ⎯ ns ⎯ ⎯ ⎯ ns
w/o cycle extension w/o cycle extension
WRX pulse width Valid data output ⇒ WRX ↑ time WRX ↑ ⇒ Data hold time WRX ↑ ⇒ Address valid time (non-multiplexed) WRX ↑ ⇒ Address valid time (multiplexed) WRX ↑ ⇒ ALE ↑ time (multiplexed) WRX ↓ ⇒ ECLK ↑ time CSn ⇒ WRX time (non-multiplexed)
tWLWH
⎯ ⎯
tDVWH
ns
tWHDX
⎯
EACL:STS=1
tCYC/2 − 20 − 20 tCYC/2 − 20 tCYC/2 − 20 2tCYC − 15 tCYC − 15 tCYC/2 − 15 ⎯ ⎯ ⎯ ⎯ − 20 tCYC/2 − 20 tCYC/2 − 20
⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ tCYC/2 − 20
ns ns ns ns
tWHAX
WRX, WRLX, EBM:NMS=1 WRHX, A[23:0] EACL:STS=0
EBM:NMS=1
tWHAX
WRX, WRLX, WRHX, A[23:16] WRX, WRLX, WRHX, ALE WRX, WRLX, WRHX, ECLK WRX, WRLX, WRHX, CSn
EBM:NMS=0 EBM:ACE=1 and EACL:STS=1 other EBM:ACE and EACL:STS setting ⎯ EACL:STS=0 EBM:NMS=1 EACL:STS=1 EBM:NMS=1 EACL:ACE=0 EBM:NMS=0 EACL:ACE=1 EBM:NMS=0 EACL:STS=1 EBM:NMS=1 EACL:STS=0 EBM:NMS=1 EBM:NMS=0
tWHLH
ns
EBM:NMS=0
tWLCH
ns
tCSLWL
ns tCYC − 20 3tCYC/2 − 20 5tCYC/2 − 20 ⎯ ⎯ ⎯
CSn ⇒ WRX time (multiplexed)
tCSLWL
WRX, WRLX, WRHX, CSn
ns
WRX ⇒ CSn time (non-multiplexed) WRX ⇒ CSn time (multiplexed)
tWHCSH
WRX, WRLX, WRHX, CSn WRX, WRLX, WRHX, CSn
ns ns ns
tWHCSH
FME-MB96330 rev 4
101
MB96330 Series
tWLCH 0.8*VCC ECLK
tWHLH ALE tAVWL tADVWL WRX (WRLX, WRHX) tWLWH .
0.2*VCC
tCSLWL CSn
tWHCSH
tWHAX A[23:0] tDVWH AD[15:0]
tWHDX
Address
Write data
Refer to the Hardware Manual for detailed Timing Charts
Ready Input Timing
Parameter RDY setup time RDY hold time
(TA = −40 °C to +125 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, IOdrive = 5mA, CL = 50pF) Pin RDY RDY Test Condition ⎯ Rated Value Min 35 0 Max ⎯ ⎯ Units ns ns Remarks
Symbol tRYHS tRYHH
(TA = −40 °C to +125 °C, VCC = 3.0 to 4.5V, VSS = 0.0 V, IOdrive = 5mA, CL = 50pF) Parameter RDY setup time RDY hold time Symbol tRYHS tRYHH Pin RDY RDY Test Condition ⎯ Rated Value Min 45 0 Max ⎯ ⎯ Units ns ns Remarks
Note : If the RDY setup time is insufficient, use the auto-ready function.
102
FME-MB96330 rev 4
MB96330 Series
ECLK
0.8*VCC
tRYHS RDY When WAIT is not used. VIH
tRYHH VIH
RDY When WAIT is used.
VIL
Refer to the Hardware Manual for detailed Timing Charts
Hold Timing
Parameter Pin floating ⇒ HAKX ↓ time
(TA = −40 °C to +125 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, IOdrive = 5mA, CL = 50pF) Symbol tXHAL tHAHV Pin HAKX HAKX Condition ⎯ Value Min Max tCYC − 20 tCYC + 20 tCYC − 20 tCYC + 20 Units ns ns Remarks
HAKX ↑ time ⇒ Pin valid time
(TA = −40 °C to +125 °C, VCC = 3.0 to 4.5V, VSS = 0.0 V, IOdrive = 5mA, CL = 50pF) Parameter Pin floating ⇒ HAKX ↓ time HAKX ↑ time ⇒ Pin valid time Symbol tXHAL tHAHV Pin HAKX HAKX Condition ⎯ Value Min Max tCYC − 25 tCYC + 25 tCYC − 25 tCYC + 25 Units ns ns Remarks
HAKX 0.2*VCC tXHAL Each pin 0.8*VCC 0.2*VCC High-Z
0.8*VCC
tHAHV
Refer to the Hardware Manual for detailed Timing Charts
FME-MB96330 rev 4
103
MB96330 Series
USART timing
WARNING: The values given below are for an I/O driving strength IOdrive = 5mA. If IOdrive is 2mA, all the maximum output timing described in the different tables must then be increased by 10ns. (TA = -40˚C to 125˚C, VCC = 3.0V to 5.5V, VSS = AVSS = 0V, IOdrive = 5mA, CL = 50pF) VCC = AVCC= 4.5V VCC = AVCC= 3.0V to 5.5V to 4.5V Unit Min Max Min Max 4 tCLKP1 -20 Internal Shift Clock Mode N*tCLKP1 - 20 *1 tCLKP1 + 45 0 tCLKP1 + 10 tCLKP1 + 10 ⎯ External Shift Clock Mode tCLKP1/2 + 10 tCLKP1 + 10 ⎯ ⎯ ⎯ +20 ⎯ ⎯ ⎯ ⎯ ⎯ 2 tCLKP1 + 45 ⎯ ⎯ 20 20 4 tCLKP1 -30 N*tCLKP1 30 *1 tCLKP1 + 55 0 tCLKP1 + 10 tCLKP1 + 10 ⎯ tCLKP1/2 + 10 tCLKP1 + 10 ⎯ ⎯ ⎯ +30 ⎯ ⎯ ⎯ ⎯ ⎯ 2 tCLKP1 + 55 ⎯ ⎯ 20 20 ns ns ns ns ns ns ns ns ns ns ns ns
Parameter Serial clock cycle time SCK ↓ → SOT delay time SOT → SCK ↑ delay time Valid SIN → SCK ↑ SCK ↑ → Valid SIN hold time Serial clock “L” pulse width Serial clock “H” pulse width SCK ↓ → SOT delay time Valid SIN → SCK ↑ SCK ↑ → Valid SIN hold time SCK fall time SCK rise time
Symbol tSCYCI tSLOVI tOVSHI tIVSHI tSHIXI tSLSHE tSHSLE tSLOVE tIVSHE tSHIXE tFE tRE
Pin SCKn SCKn, SOTn SCKn, SOTn SCKn, SINn SCKn, SINn SCKn SCKn SCKn, SOTn SCKn, SINn SCKn, SINn SCKn SCKn
Condition
Notes: • AC characteristic in CLK synchronized mode. • CL is the load capacity value of pins when testing. • Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in “MB96300 Super series HARDWARE MANUAL” • tCLKP1 is the cycle time of the peripheral clock 1 (CLKP1), Unit : ns *1: Parameter N depends on tSCYCI and can be calculated as follows: • if tSCYCI = 2*k*tCLKP1, then N = k, where k is an integer > 2 • if tSCYCI = (2*k+1)*tCLKP1, then N = k+1, where k is an integer > 1 Examples: tSCYCI N 4*tCLKP1 5*tCLKP1, 6*tCLKP1 7*tCLKP1, 8*tCLKP1 ... 104 2 3 4 ... FME-MB96330 rev 4
MB96330 Series
tSCYCI SCK for ESCR:SCES = 0 0.8*VCC 0.2*VCC 0.2*VCC
SCK for ESCR:SCES = 1
0.8*VCC 0.2*VCC tSLOVI tOVSHI 0.8*VCC 0.2*VCC tIVSHI VIH VIL tSHIXI VIH VIL
0.8*VCC
SOT
SIN
Internal Shift Clock Mode
tSLSHE SCK for ESCR:SCES = 0 VIH VIL VIL VIH
tSHSLE VIH
SCK for ESCR:SCES = 1 tFE
VIH VIL tSLOVE
VIH VIL tRE VIL
SOT
0.8*VCC 0.2*VCC tIVSHE VIH VIL tSHIXE VIH VIL
SIN
External Shift Clock Mode
FME-MB96330 rev 4
105
MB96330 Series
I2C Timing
(TA = -40˚C to 125˚C, VCC = AVCC = 3.0V to 5.5V,VSS = AVSS =0V) Parameter SCL clock frequency Hold time (repeated) START condition SDA↓→SCL↓ “L” width of the SCL clock “H” width of the SCL clock Set-up time for a repeated START condition SCL↑→SDA↓ Data hold time SCL↓→SDA↓↑ Data set-up time SDA↓↑→SCL↑ Set-up time for STOP condition SCL↑→SDA↑ Bus free time between a STOP and START condition Output fall time from 0.7*Vcc to 0.3*Vcc with a bus capacitance from 10 pF to 400 pF Capacitive load for each bus line Pulse width of spikes which will be suppressed by input noise filter Symbol fSCL tHDSTA tLOW tHIGH tSUSTA tHDDAT tSUDAT tSUSTO tBUS tof Cb tSP Standard-mode Min 0 4.0 4.7 4.0 4.7 0 250 4.0 4.7 20 + 0.1*Cb *2 ⎯ n/a Max 100 ⎯ ⎯ ⎯ ⎯ 3.45 ⎯ ⎯ ⎯ 250 400 n/a Fast-mode*1 Min 0 0.6 1.3 0.6 0.6 0 100 0.6 1.3 20 + 0.1*Cb *2 ⎯ 0 Max 400 ⎯ ⎯ ⎯ ⎯ 0.9 ⎯ ⎯ ⎯ 250 400 1*tCLKP1*3 Unit kHz µs µs µs µs µs ns µs µs ns pF ns
*1 : For use at over 100 kHz, set the peripheral clock 1 to at least 6 MHz. *2 : Cb = capacitance of one bus line in pF. *3 : tCLKP1 is the cycle time of the periperal clock CLKP1.
SDA tBUS
tLOW SCL
tSUDAT
tHDSTA
tHDSTA
tHDDAT
tHIGH
tSUSTA
tSUSTO
• VOH = 0.7 * VCC • VOL = 0.3 * VCC • CMOS Hysteresis 0.7/0.3 input selected
106
FME-MB96330 rev 4
MB96330 Series
5. USB Characteristics
(TA = -40˚C to 105˚C, VCC = AVCC= 3.0V to 5.5V,VSS = AVSS = 0V, VCC3 = 3.0V to 3.6V, USB pins UDP and UDM) Parameter Input High level voltage Input Low level voltage Input characteristics Differential input sensitivity Differential common mode input voltage Symbol Conditions VIH VIL VDI VCM ⎯ ⎯ ⎯ ⎯ External pull-down resistance = 15 kΩ External pull-up resistance = 1.5 kΩ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ Value Min 2.0 VSS − 0.3 0.2 0.8 Max VCC + 0.3 0.8 ⎯ 2.5 Unit V V V V *1 *1 *2 *2 Remarks
Output High level voltage
VOH
2.8
3.6
V
*3
Output Low level voltage Output characteristics
VOL
0.0
0.3
V
*3
Crossover voltage Rise time Fall time Rise/fall time matching Output impedance
VCRS tFR tFF tRFM ZDRV CEDGE RS
1.3 4 4 90 28 ⎯ 25
2.0 20 20 111.11 44 75 30
V nS nS % Ω pF Ω
*4 *5 *5 *5 Including Rs = 27 Ω *6 Recommended value:27 Ω
Input capacitance
Transceiver edge rate control capacitance
Series resistance
*1 : The switching threshold voltage of Single-End-Receiver of USB I/O buffer is set as within VIL (Max) = 0.8 [V], VIH (Min) = 2.0 [V] (TTL input standard). There are some hystereses to lower noise sensitivity. (Continued)
FME-MB96330 rev 4
107
MB96330 Series
(Continued) *2 : Use differential-Receiver to receive USB differential data signal. Differential-Receiver has 200 [mV] of differential input sensitivity when the differential data input is within 0.8 [V] to 2.5 [V] to the local ground reference level. Above voltage range is the common mode input voltage range. Minimum differential input sensitivity [V]
1.0 [V]
0.2 [V]
0.8 [V]
2.5 [V]
Common mode input voltage [V] *3 : The output drive capability of the driver is below 0.3 [V] at Low-State (VOL) (to 3.6 [V] and 1.5 kΩ load), and 2.8 [V] or above (to the VSS and 1.5 kΩ load). *4 : The cross voltage of the external differential output signal (D + /D − ) of USB I/O buffer is within 1.3 [V] to 2.0 [V].
D+ Max 2.0 [V] Min 1.3 [V] D-
VCRS standard range
*5 : Regarding tFR ,tFF, tRFM They indicate rise time (Trise) and fall time (Tfall) of the differential data signal. They are defined by the time between 10% to 90% of the output signal voltage. For full-speed buffer, tFR/tFF ratio is regulated as within ±10% to minimize RFI emission. Rise time
UDP UDM VCRS 10% 90%
Fall time
90% 10%
tFR
tFF
(Continued)
108
FME-MB96330 rev 4
MB96330 Series
(Continued) *6 : The place to connect transceiver edge rate control capacitance CEDGE For this USB I/O, it is recommended to use CEDGE control capacitor. For USB Max standard as 75 pF, please control the edge characteristic of output waveform by connecting 30 to 50 [pF] (recommended value : 47 [pF] = 50[pF]) to D + and D − lines when implementing on the board. :
RS = 27 Ω +D CEDGE 3-State RS = 27 Ω -D CEDGE
Driver output impedance 3 Ω to 19 Ω Rs serial resistance value 25 Ω to 30 Ω Please apply 27 Ω of serial resistance value as a recommended value.
FME-MB96330 rev 4
109
MB96330 Series
6. Analog Digital Converter
(TA = -40 ˚C to +125 ˚C, 3.0 V ≤ AVRH - AVRL, VCC = AVCC = 3.0V to 5.5V, VSS = AVSS = 0V) Parameter Resolution Total error Nonlinearity error Differential nonlinearity error Zero transition voltage Full scale transition voltage Compare time Sampling time Symbol VOT VFST Pin ANn ANn Value Min Typ Max 10 ±3 ± 2.5 ± 1.9 Unit bit LSB LSB LSB V V µs µs µs µs 4.5V ≤ ΑVCC ≤ 5.5V 3.0V ≤ ΑVCC < 4.5V 4.5V ≤ ΑVCC ≤ 5.5V 3.0V ≤ ΑVCC < 4.5V Remarks
AVRL - AVRL+ AVRL + 1.5 LSB 0.5 LSB 2.5 LSB AVRH - AVRH - AVRH + 3.5 LSB 1.5 LSB 0.5 LSB 1.0 2.0 0.5 1.2 -1 16,500 +1
Analog input leakage current (during conversion)
IAIN
ANn -1.2 2.5 0.7 +1.2 AVRH AVcc 0.25 AVCC 5 5 1 5 4
TA ≤ 105 ˚C, µA AVSS, AVRL < VI < AVCC, AVRH 105 ˚C < TA ≤ 125 ˚C, µA AVSS, AVRL < VI < AVCC, AVRH V V V mA A/D Converter active µA A/D Converter not operated
Analog input voltage range Reference voltage range
VAIN AVRH AVRL IA
ANn AVRH AVRL AVcc AVcc AVRH/ AVRL AVRH/ AVRL ANn
AVRL 0.75 AVcc AVSS -
Power supply current
IAH IR IRH -
Reference voltage current Offset between input channels
mA A/D Converter active µA LSB A/D Converter not operated
Note: The accuracy gets worse as |AVRH - AVRL| becomes smaller.
110
FME-MB96330 rev 4
MB96330 Series
Definition of A/D Converter Terms
Resolution: Analog variation that is recognized by an A/D converter. Total error : Difference between the actual value and the ideal value. The total error includes zero transition error, full-scale transition error and nonlinearity error. Nonlinearity error: Deviation between a line across zero-transition line (“00 0000 0000” “00 0000 0001”) and full-scale transition line (“11 1111 1110” “11 1111 1111”) and actual conversion characteristics. Differential nonlinearity error: Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value. Zero reading voltage: Input voltage which results in the minimum conversion value. Full scale reading voltage: Input voltage which results in the maximum conversion value. Total error
3FF 3FE 3FD Digital output {1 LSB × (N − 1) + 0.5 LSB} Actual conversion characteristics 1.5 LSB
004 003 002 001 0.5 LSB AVRL Analog input
VNT (Actually-measured value) Actual conversion characteristics Ideal characteristics
AVRH
Total error of digital output “N” =
VNT − {1 LSB × (N − 1) + 0.5 LSB} 1 LSB AVRH − AVRL 1 LSB = (Ideal value) [V] 1024
[LSB]
N: A/D converter digital output value VOT (Ideal value) = AVRL + 0.5 LSB [V] VFST (Ideal value) = AVRH − 1.5 LSB [V] VNT : A voltage at which digital output transitions from (N − 1) to N.
FME-MB96330 rev 4
111
MB96330 Series
Nonlinearity error
3FF 3FE 3FD Digital output Actual conversion characteristics {1 LSB × (N − 1) + VOT } N+1 VFST (actual measurement value) VNT (actual measurement value) Actual conversion characteristics
Differential nonlinearity error
Ideal characteristics Actual conversion characteristics
Digital output
N
004 003 002
N−1
V (N + 1) T (actual measurement value) VNT (actual measurement value) Actual conversion characteristics AVRH Analog input
Ideal characteristics 001 VOT (actual measurement value) AVRL Analog input AVRH
N−2
AVRL
Nonlinearity error of digital output N = Differential nonlinearity error of digital output N = 1 LSB =
VNT − {1 LSB × (N − 1) + VOT} 1 LSB V (N+1) T − VNT 1 LSB VFST − VOT 1022 −1 LSB [LSB] [V]
[LSB]
N : A/D converter digital output value VOT : Voltage at which digital output transits from “000H” to “001H.” VFST : Voltage at which digital output transits from “3FEH” to “3FFH.”
112
FME-MB96330 rev 4
MB96330 Series
Accuracy and setting of the A/D Converter sampling time
If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision. To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time depends on the external driving impedance Rext, the board capacitance of the A/D converter input pin Cext and the AVcc voltage level. The following replacement model can be used for the calculation:
MCU
Analog input Rext Source Cext CIN CADC RADC
Comparator
Sampling switch
Rext: external driving impedance Cext: capacitance of PCB at A/D converter input CIN: capacitance of MCU input pin: 15pF (max) RADC: resistance within MCU: 2.6kΩ (max) for 4.5V ≤ AVcc ≤ 5.5V 12kΩ (max) for 3.0V ≤ AVcc < 4.5V CADC: sampling capacitance within MCU: 10pF (max)
The sampling time should be set to minimum “7τ“. The following approximation formula for the replacement model above can be used: Tsamp [min] = 7 × (Rext × (Cext + CIN) + (Rext + RADC) × CADC) • Do not select a sampling time below the absolute minimum permitted value (0.5µs for 4.5V ≤ AVcc ≤ 5.5V; 1.2 µs for 3.0V ≤ AVcc < 4.5V). • If the sampling time cannot be sufficient, connect a capacitor of about 0.1 µF to the analog input pin. In this case the internal sampling capacitance CADC will be charged out of this external capacitance. • A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor. • The accuracy gets worse as |AVRH - AVRL| becomes smaller.
FME-MB96330 rev 4
113
MB96330 Series
7. Alarm Comparator
(TA = -40 ˚C to +125 ˚C, VCC = AVCC = 3.0V - 5.5V, VSS = AVSS = 0V) Parameter Symbol Pin Value Min AVCC Typ 25 Max 45 Unit µA Remarks Alarm comparator enabled in fast mode (one channel) Alarm comparator enabled in slow mode (one channel) Alarm comparator disabled
IA5ALMF Power supply current
IA5ALMS IA5ALMH
-1 -3 0
7 -
13 5 +1 +3 AVCC -
µA µA
ALARM pin input current ALARM pin input voltage range External low threshold high->low transition External low threshold low->high transition External high threshold high->low transition External high threshold low->high transition Internal low threshold high->low transition Internal low threshold low->high transition Internal high threshold high->low transition Internal high threshold low->high transition Switching hysteresis Comparison time Power-up stabilization time after enabling alarm comparator Slow/Fast mode transition time
IALIN VALIN VEVTL(H->L) VEVTL(L->H) VEVTH(H->L) VEVTH(L->H) VIVTL(H->L) VIVTL(L->H) VIVTH(H->L) VIVTH(L->H) VHYS tCOMPF tCOMPS tPD tCMD
µA TA = 25 ˚C µA TA = 125 ˚C V V V INTREF = 0 V V V V INTREF = 1 V V mV µs µs ms µs CMD = 1 (fast) CMD = 0 (slow) Threshold levels specified above are not guaranteed within this time
0.36 * AVCC 0.36 * AVCC -0.25 -0.1 -
0.36 * AVCC 0.36 * AVCC +0.1 +0.25 -
0.78 * AVCC 0.78 * AVCC -0.25 -0.1
0.78 * AVCC 0.78 * AVCC +0.1 +0.25 ALARM0, ALARM1 0.9 2.2 50 1.1 1.3 2.4 2.6 0.1 1 1 100 1.55 2.85 300 1 10 10 500
114
FME-MB96330 rev 4
MB96330 Series
Comparator Output
H
L
VxVTx(H->L) VxVTx(L->H)
VHYS
VALIN
FME-MB96330 rev 4
115
MB96330 Series
8. Low Voltage Detector characteristics
(TA = -40 ˚C to +125 ˚C, Vcc = AVcc = 3.0V - 5.5V, Vss = AVss = 0V) Parameter Stabilization time Level 0 Level 1 Level 2 Level 3 Level 4 Level 5 Level 6 Level 7 Level 8 Level 9 Level 10 Level 11 Level 12 Level 13 Level 14 Level 15 Symbol TLVDSTAB VDL0 VDL1 VDL2 VDL3 VDL4 VDL5 VDL6 VDL7 VDL8 VDL9 VDL10 VDL11 VDL12 VDL13 VDL14 VDL15 Value Min 2.7 2.9 3.1 3.5 3.6 3.7 3.8 3.9 4.0 4.1 Max 75 2.9 3.1 3.3 3.75 3.85 3.95 4.05 4.15 4.25 4.35 Unit µs V V V V V V V V V V Remarks After power-up or change of detection level
CILCR:LVL[3:0]=”0000” CILCR:LVL[3:0]=”0001” CILCR:LVL[3:0]=”0010” CILCR:LVL[3:0]=”0011” CILCR:LVL[3:0]=”0100” CILCR:LVL[3:0]=”0101” CILCR:LVL[3:0]=”0110” CILCR:LVL[3:0]=”0111” CILCR:LVL[3:0]=”1000” CILCR:LVL[3:0]=”1001”
not used not used not used not used not used not used
CILCR:LVL[3:0] are the low voltage detector level select bits of the CILCR register.
V For correct detection, the slope of the voltage level must satisfy dV ≤ 0.004 ----- .
Faster variations are regarded as noise and may not be detected.
dt
µs
The functional operation of the MCU is guaranteed down to the minimum low voltage detection level of “Level 0” (VDL0_MIN). The electrical characteristics however are only valid in the specified range (usually down to 3.0V).
116
FME-MB96330 rev 4
MB96330 Series
Low Voltage Detector Operation
In the following figure, the occurrence of a low voltage condition is illustrated. For a detailed description of the reset and startup behavior, please refer to the corresponding hardware manual chapter.
Voltage [V] VCC VDLx, Max VDLx, Min dV dt Time [s] Normal Operation Low Voltage Reset Assertion Power Reset Extension Time
FME-MB96330 rev 4
117
MB96330 Series
9. FLASH memory program/erase characteristics
(TA = -40˚C to 105˚C, VCC = AVCC = 3.0V to 5.5V, VSS = AVSS = 0V) Parameter Sector erase time Chip erase time Word (16-bit width) programming time Program/Erase cycle Flash data retention time Value Min 10 000 20 Typ 0.9 n*0.9 23 Max 3.6 n*3.6 370 Unit s s us cycle year *1 Remarks Without erasure pre-programming time Without erasure pre-programming time (n is the number of Flash sector of the device) Without overhead time for submitting write command
*1: This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at 85oC)
118
FME-MB96330 rev 4
MB96330 Series
■ EXAMPLE CHARACTERISTICS
1. Temperature dependency of power supply currents
The following diagrams show the current consumption of samples with typical wafer process parameters in different operation modes. Common condition for all operation modes: • VCC = AVCC = 5.0V • Main clock = 4MHz external clock • Sub clock = 32kHz external clock Operation mode details: Mode name PLL Run 48/96 Details PLL Run mode current ICCPLL with the following settings: • fCLKS1 = fCLKS2 = 96MHz • fCLKB = fCLKP1 = fCLKP3 = 48MHz • fCLKP2 = 24MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11B) • 1 Flash/ROM wait states (MTCRA=6B09H) • RC oscillator and Sub oscillator stopped PLL Run mode current ICCPLL with the following settings: • fCLKS1 = fCLKS2 = fCLKB = fCLKP1 = fCLKP3 = 48MHz • fCLKP2 = 24MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11B) • 2 Flash/ROM wait states (MTCRA=233AH) • RC oscillator and Sub oscillator stopped PLL Run mode current ICCPLL with the following settings: • fCLKS1 = fCLKS2 = fCLKP3 = 48MHz • fCLKB = fCLKP1 = fCLKP2 = 24MHz • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1:0] = 10B) • 0 Flash/ROM wait states (MTCRA=2208H) • RC oscillator and Sub oscillator stopped Main Run mode current ICCMAIN with the following settings: • fCLKS1 = fCLKS2 = fCLKB = fCLKP1 = fCLKP2 = fCLKP3 = 4MHz • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1:0] = 10B) • 1 Flash/ROM wait states (MTCRA=0239H) • PLL, RC oscillator and Sub oscillator stopped
PLL Run 48/48
PLL Run 24
Main Run
FME-MB96330 rev 4
119
MB96330 Series
Mode name RC Run 2M Details RC Run mode current ICCRCH with the following settings: • RC oscillator set to 2MHz (CKFCR:RCFS = 1) • fCLKS1 = fCLKS2 = fCLKB = fCLKP1 = fCLKP2 = fCLKP3 = 2MHz • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1:0] = 10B) • 1 Flash/ROM wait states (MTCRA=0239H) • PLL, Main oscillator and Sub oscillator stopped RC Run mode current ICCRCL with the following settings: • RC oscillator set to 100kHz (CKFCR:RCFS = 0) • fCLKS1 = fCLKS2 = fCLKB = fCLKP1 = fCLKP2 = fCLKP3 = 100kHz • Regulator in Low Power Mode A (SMCR:LPMS = 1) • Core voltage at 1.8V (VRCR:LPMA[2:0] = 110B) • 1 Flash/ROM wait states (MTCRA=0239H) • PLL, Main oscillator and Sub oscillator stopped Sub Run mode current ICCSUB with the following settings: • fCLKS1 = fCLKS2 = fCLKB = fCLKP1 = fCLKP2 = fCLKP3 = 32kHz • Regulator in Low Power Mode A (by hardware) • Core voltage at 1.8V (VRCR:LPMA[2:0] = 110B) • 1 Flash/ROM wait states (MTCRA=0239H) • PLL, RC oscillator and Main oscillator stopped
RC Run 100k
Sub Run
PLL Sleep 48/96 PLL Sleep mode current ICCPLL with the following settings: • fCLKS1 = fCLKS2 = 96MHz • fCLKP1 = fCLKP3 = 48MHz • fCLKP2 = 24MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11B) • RC oscillator and Sub oscillator stopped PLL Sleep 48/48 PLL Sleep mode current ICCPLL with the following settings: • fCLKS1 = fCLKS2 = fCLKP1 = fCLKP3 = 48MHz • fCLKP2 = 24MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11B) • RC oscillator and Sub oscillator stopped PLL Sleep 24 PLL Sleep mode current ICCSPLL with the following settings: • fCLKS1 = fCLKS2 = fCLKP3 = 48MHz • fCLKP1 = fCLKP2 = 24MHz • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1:0] = 10B) • RC oscillator and Sub oscillator stopped Main Sleep mode current ICCSMAIN with the following settings: • fCLKS1 = fCLKS2 = fCLKP1 = fCLKP2 = fCLKP3 = 4MHz • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1:0] = 10B) • PLL, RC oscillator and Sub oscillator stopped
Main Sleep
120
FME-MB96330 rev 4
MB96330 Series
Mode name RC Sleep 2M Details RC Sleep mode current ICCSRCH with the following settings: • RC oscillator set to 2MHz (CKFCR:RCFS = 1) • fCLKS1 = fCLKS2 = fCLKP1 = fCLKP2 = fCLKP3 = 2MHz • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1:0] = 10B) • PLL, Main oscillator and Sub oscillator stopped RC Sleep mode current ICCSRCL with the following settings: • RC oscillator set to 100kHz (CKFCR:RCFS = 0) • fCLKS1 = fCLKS2 = fCLKP1 = fCLKP2 = fCLKP3 = 100kHz • Regulator in Low Power Mode A (SMCR:LPMSS = 1) • Core voltage at 1.8V (VRCR:LPMA[2:0] = 110B) • PLL, Main oscillator and Sub oscillator stopped Sub Sleep mode current ICCSSUB with the following settings: • fCLKS1 = fCLKS2 = fCLKP1 = fCLKP2 = fCLKP3 = 32kHz • Regulator in Low Power Mode A (by hardware) • Core voltage at 1.8V (VRCR:LPMA[2:0] = 110B) • PLL, RC oscillator and Main oscillator stopped PLL Timer mode current ICCTPLL with the following settings: • fCLKS1 = fCLKS2 = 48MHz • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1:0] = 10B) • RC oscillator and Sub oscillator stopped Main Timer mode current ICCTMAIN with the following settings: • fCLKS1 = fCLKS2 = 4MHz • Regulator in Low Power Mode A (SMCR:LPMSS = 1) • Core voltage at 1.8V (VRCR:LPMA[2:0] = 110B) • PLL, RC oscillator and Sub oscillator stopped RC Timer mode current ICCTRCH with the following settings: • RC oscillator set to 2MHz (CKFCR:RCFS = 1) • fCLKS1 = fCLKS2 = 2MHz • Regulator in Low Power Mode A (SMCR:LPMSS = 1) • Core voltage at 1.8V (VRCR:LPMA[2:0] = 110B) • PLL, Main oscillator and Sub oscillator stopped RC Timer mode current ICCTRCL with the following settings: • RC oscillator set to 100kHz (CKFCR:RCFS = 0) • fCLKS1 = fCLKS2 = 100kHz • Regulator in Low Power Mode A (SMCR:LPMSS = 1) • Core voltage at 1.8V (VRCR:LPMA[2:0] = 110B) • PLL, Main oscillator and Sub oscillator stopped Sub Timer mode current ICCTSUB with the following settings: • fCLKS1 = fCLKS2 = 32kHz • Regulator in Low Power Mode A (by hardware) • Core voltage at 1.8V (VRCR:LPMA[2:0] = 110B) • PLL, RC oscillator and Main oscillator stopped
RC Sleep 100k
Sub Sleep
PLL Timer 48
Main Timer
RC Timer 2M
RC Timer 100k
Sub Timer
FME-MB96330 rev 4
121
MB96330 Series
Mode name Stop 1.8V Details Stop mode current ICCH with the following settings: • Regulator in Low Power Mode B (by hardware) • Core voltage at 1.8V (VRCR:LPMB[2:0] = 110B) Stop mode current ICCH with the following settings: • Regulator in Low Power Mode B (by hardware) • Core voltage at 1.2V (VRCR:LPMB[2:0] = 000B) MB96F33xY/R PLL Run and Sleep mode currents
60
Stop 1.2V
PLL Run 48/96
50
PLL Run 48/48
40
Icc[mA]
PLL Run 24
30
20
PLL Sleep 48/96 PLL Sleep 48/48
10
PLL Sleep 24
0 -60 -40 -20 0 20 40 60 80 100 120
Ta [˚C]
122
FME-MB96330 rev 4
MB96330 Series
MB96F33xY/R operation modes with medium currents
6
5
Main Run
4
Icc[mA]
3
RC Run 2M
2
Main Sleep PLL Timer 48
1
RC Sleep 2M
0 -60 -40 -20 0 20 40 60 80 100 120
Ta [˚C]
MB96F33xU PLL Run and Sleep mode currents
60
PLL Run 48/96
50 PLL Run 48/48
40
PLL Run 24
Icc[mA]
30
PLL Sleep 48/96
20
PLL Sleep 48/48 PLL Sleep 24
10
0 -60 -40 -20 0 20 40 60 80 100 120
Ta [˚C]
FME-MB96330 rev 4
123
MB96330 Series
MB96F33xU operation modes with medium currents
6
5
Main Run
4
Icc[mA]
3
RC Run 2M
2
Main Sleep PLL Timer 48
1
RC Sleep 2M
0 -60 -40 -20 0 20 40 60 80 100 120
Ta [˚C]
MB96F33x Low power mode currents
1
RC Run 100k
0.1
Sub Run Main Timer RC Timer 2M
Icc[mA]
RC Sleep 100k Sub Sleep Sub Timer RC Timer 100k Stop 1.8V
0.01
Stop 1.2V
0.001 -60 -40 -20 0 20 40 60 80 100 120
Ta [˚C]
124
FME-MB96330 rev 4
MB96330 Series
2. Frequency dependency of power supply currents in PLL Run mode
The following diagrams show the current consumption of samples with typical wafer process parameters in PLL Run mode at different frequencies and Flash timing settings. Measurement conditions: • VCC = AVCC = 5.0V • Ta = 25˚C • fCLKS1 = fCLKB or fCLKS1 = 2*fCLKB as described in diagram • fCLKS2 = fCLKS1 • fCLKP1 = fCLKB • fCLKP2 = fCLKB/2 • fCLKP3 = fCLKB or fCLKP3 = 2*fCLKB as described in diagram • Core voltage at 1.8V (VRCR:HPM[1:0] = 10B) or 1.9V (VRCR:HPM[1:0] = 11B) as described in diagram • Main clock = 4MHz external clock • Flash memory timing settings: • MTCRA=2128H/2208H (0 Flash wait states, fCLKS1 = 2*fCLKB) • MTCRA=0239H/2129H (1 Flash wait state, fCLKS1 = fCLKB) • MTCRA=4C09H/6B09H (1 Flash wait state, fCLKS1 = 2*fCLKB) • MTCRA=233AH (2 Flash wait states, fCLKS1 = fCLKB) • Average Flash access rate (number of read accesses to the Flash per CLKB clock cycle, no buffer hit): • 0 Flash wait states: 0.5 • 1 Flash wait states: 0.33 • 2 Flash wait states: 0.25 MB96F33xY/R PLL Run mode currents
60
55
1 Flash wait state (CLKS1=2*CLKB, CLKP3=CLKB, 1.9V)
50
45
1 Flash wait state (CLKS1=2*CLKB, CLKP3=CLKB, 1.8V)
40
ICCPLL (mA)
35
2 Flash wait states (CLKS1=CLKP3=CLKB, 1.9V) 0 Flash wait states (CLKS1=CLKP3=2*CLKB, 1.8V) 2 Flash wait states (CLKS1=CLKP3=CLKB, 1.8V) 1 Flash wait state (CLKS1=CLKP3=CLKB, 1.8V)
30
25
20
15
10
: Specified in "DC characteristics"
5
0 0 4 8 12 16 20 24 CLKB/CLKP1 (MHz) 28 32 36 40 44 48
FME-MB96330 rev 4
125
MB96330 Series
■ PACKAGE DIMENSION MB96(F)33x LQFP 144P
144-pin plastic LQFP
Lead pitch Package width × package length Lead shape Sealing method Mounting height Weight
0.50 mm 20.0 × 20.0 mm Gullwing Plastic mold 1.70 mm MAX 1.20g P-LFQFP144-20×20-0.50
(FPT-144P-M08)
Code (Reference)
144-pin plastic LQFP (FPT-144P-M08)
22.00±0.20(.866±.008)SQ
* 20.00±0.10(.787±.004)SQ
108 73
Note 1) *:Values do not include resin protrusion. Resin protrusion is +0.25(.010)Max(each side). Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder.
0.145±0.055 (.006±.002)
109
72
0.08(.003)
Details of "A" part 1.50 –0.10 .059 –.004
+0.20 +.008
(Mounting height)
INDEX
0˚~8˚
0.10±0.10 (.004±.004) (Stand off)
144
37
"A" LEAD No.
1 36
0.50(.020)
0.50±0.20 (.020±.008) 0.60±0.15 (.024±.006)
0.25(.010)
0.22±0.05 (.009±.002)
0.08(.003)
M
©2003-2008 FUJITSU MICROELECTRONICS LIMITED F144019S-c-4-7 C
2003 FUJITSU LIMITED F144019S-c-4-6
Dimensions in mm (inches). Note: The values in parentheses are reference values.
Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/ 126 FME-MB96330 rev 4
MB96330 Series
■ ORDERING INFORMATION
Flash/ROM Persistent Low Voltage Reset No Yes No Yes No No No 144 pin Plastic LQFP (FPT-144P-M08) 416 pin Plastic BGA (BGA-416P-M02) with USB 144 pin Plastic LQFP (FPT-144P-M08)
Part number MB96F336USA PMC-GSE2 MB96F336UWA PMC-GSE2 MB96F338YSA PMC-GSE2 MB96F338RSA PMC-GSE2 MB96F338YWA PMC-GSE2 MB96F338RWA PMC-GSE2 MB96F338USA PMC-GSE2 MB96F338UWA PMC-GSE2 MB96V300BRB-ES (for evaluation)
Subclock No Yes No
Package 144 pin Plastic LQFP (FPT-144P-M08)
Remarks
Flash A (288KB)
with USB
Flash A (544KB) Yes Flash A (544KB) Emulated by ext. RAM No Yes Yes
FME-MB96330 rev 4
127
MB96330 Series
■ REVISION HISTORY
Revision Prelim 0.1 Prelim 0.2 Date 2007-05-23 2007-08-14 Creation - information about MB96F338U (with USB function) is added - DMA 8ch --> 16ch - ADC reference switch is removed - Circuit Type of Device with “U“ suffix is added - Circuit Type diagram: TTL input cell type was changed from NOR to NAND - IO Map, IRQ table are updated - Parallel Programing Flash Memory Control Signals is updated - DC/AC spec of USB I/O is added - Block diagram for MB96F338U was corrected: USB PB1 -> PB3 - IRQ table was modified: Vector number 111 was inserted (reserved) - Pin assignment was corrected: not used resource name was removed - Internal Max Freq 56MHz --> 48MHz - DMA 12ch --> 10ch - FPT-144P-M12 package was removed Update of the block diagram to include USB block. Update DC characteristics to include all USB pins characteristics. IOMAP regenerated. Memory maps and Flash configuration reworked. Typos corrected across the document. Renaming of the Flash banks. Modification
Prelim 0.3
2007-09-11
Prelim 0.4
2007-09-24
Prelim 0.5
2007-11-02
Prelim 1
2007-12-20
128
FME-MB96330 rev 4
MB96330 Series
Revision Prelim 2 Date 2008-02-07 Modification • Features: - Removed ADC reference switch - changed USB description • Lineup: - option description added - Part number names corrected - Flash B removed - RLT6 added • Block diagrams: - Flash B removed - OUT5_R -> OUT6_R - TX2_R, RX2_R added - SIN2_R, SOT2_R, SCK2_R and SOT9 added - not existing TTGx, TTGx_R and PPGx_R pins deleted - RLT6 added • Pin function description: relocated clock output and CAN pins added • I/O circuit types updated • Memory maps replaced by new standard maps • Parallel Flash programming pinning removed • IOMAP regenerated (naming style changed, all reserved registers added) • DC current limits updated with new setting and corrected frequencies • External bus timings: missing conditions added and readability improved • Alarm comparator spec updated (transition voltages defined) • Ordering information updated • Typos and formatting corrected
FME-MB96330 rev 4
129
MB96330 Series
Revision Prelim 3 Date 2008-11-24 Modification • Format adjusted to official Fujitsu Microelectronics datasheet standard (mainly style changes and official notes and disclaimer added) • Note about devices under development modified • I/O map: Note added about reserved addresses • Serial programming interface: Note about handshaking pins improved • specified AD converter channel offset to 4LSB • package code of MB96V300 corrected in ordering information • Added voltage condition to pull-up resistance spec • ROM devices removed from lineup, memory map and ordering information • Ordering information: column “Flash/ROM added” • Official package dimension drawing with additional notes added • Empty pages removed • adjusted Run and Sleep mode specifications according to evaluation results • Absolute maximum ratings: VIUSB and VOUSB corrected, permitted power dissipation spec added • DC characteristics: Output H/L voltage for USB pins: specified for load of 20mA • USB characteristics: updated according to MB91660 series • Alarm comparator: Power supply current max values increased, comparison time reduced, mode transition time newly added • Handling devices: Notes added about Serial communication and about using ceramic resonators. • Feature list and AC Characteristics: 16MHz maximum frequency is valid for crystal oscillators. For resonators, maximum frequency depends on Q-factor • AC characteristics: PLL phase skew spec added, CLKVCO min=64MHz • New family member MB96F336U added • VOL3 spec improved: spec valid for 3mA load for full Vcc range
130
FME-MB96330 rev 4
MB96330 Series
Revision 4 Date 2010-06-29 • • • • • • • • • • • Modification Alarm comparator: Power-up stabilization time (10ms) newly added C-Pin cap spec updated: 4.7uF-10uF capacitor with tolerance permitted AD converter IAIN spec improved: 1uA valid up to 105deg, 1.2uA above 105deg Note added that PLL phase jitter spec does not include jitter coming from Main clock Removed PHDR register from IO map Note added in DC characteristics how to select driving strength of ports I2C AC spec updated: tof, Cb and tSP spec added, wrong footnotes and Condition removed I/O Circuit type: Note added for type “N” (slew rate control according to I2C spec) Updated Power Supply current spec in Run/Sleep/Timer/Stop modes (new spec items in PLL Run/Sleep mode, small adjustment of most other values). Prepared Example characteristics Package dimension: Added the following sentence under the figure: “Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/” AD converter: Impact of input pin capacitance and external capacitance added to formula for calculation of the sampling time “Serial programming communication interface”: Added USART3 to table “USART pins for Flash serial programming” Added specification of RC clock stabilization time Device status updated: development of MB96F3336/F338 finished Feature description I2C: ‘8-bit addressing’ corrected to ‘7-bit addressing’ Feature description PPG: ‘Reload timer overflow as clock input’ corrected to ‘Reload timer underflow as clock input’ Company name updated on the cover page: Fujitsu Microelectronics Limited -> Fujitsu Semiconductor Limited “Preliminary” watermark removed
• • • • • • • •
FME-MB96330 rev 4
131
MB96330 Series
FME-MB96330 rev 4
MB96330 Series
FME-MB96330 rev 4
133
MB96330 Series
FUJITSU SEMICONDUCTOR LIMITED
Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/ For further information please contact: North and South America FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/ Europe FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/ Korea FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/ Asia Pacific FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fmal.fujitsu.com/ FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fmc/ FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fmc/en/
Specifications are subject to change without notice. For further information please contact each office. All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with sales representatives before ordering. The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein. The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite). Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions. Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws. The company names and brand names herein are the trademarks or registered trademarks of their respective owners. Edited: Sales Promotion Department
134
FME-MB96330 rev 4
工商网监
湘ICP备2023018690号
