0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
GS1528-CKAE3

GS1528-CKAE3

  • 厂商:

    GENNUM(升特)

  • 封装:

    SOIC8_150MIL

  • 描述:

    IC VIDEO CABLE DRIVER 8SOIC

  • 数据手册
  • 价格&库存
GS1528-CKAE3 数据手册
GS1528 HD-LINX™ II Multi-Rate SDI Dual Slew-Rate Cable Driver GS1528 Data Sheet Features • • • • • • • SMPTE 292M, SMPTE 344M and SMPTE 259M compliant dual coaxial cable driving outputs with selectable slew rate 50Ω differential PECL input seamless interface to other HD-LINX™ II family products Pb-free and RoHS Compliant single 3.3V power supply operation operating temperature range: 0°C to 70°C Description The GS1528 is a second generation high-speed bipolar integrated circuit designed to drive one or two 75Ω co-axial cables at data rates up to 1.485Gb/s. The GS1528 provides two selectable slew rates in order to achieve compliance to SMPTE 259M, SMPTE 344M and SMPTE 292M. The GS1528 accepts a LVPECL level differential input that may be AC coupled. External biasing resistors at the inputs are not required. Power consumption is typically 160mW using a 3.3V power supply. This component and all homogeneous subcomponents are ROHS compliant. Applications • SMPTE 292M, SMPTE 344M and SMPTE 259M Coaxial Cable Serial Digital Interfaces. BANDGAP REFERENCE AND BIASING CIRCUIT RSET SDI SDI INPUT DIFFERENTIAL PAIR SDO OUTPUT STAGE & CONTROL SDO SD/HD Functional Block Diagram 16632 - 5 June 2005 1 of 13 www.gennum.com GS1528 Data Sheet Contents Features ........................................................................................................................1 Applications...................................................................................................................1 Description ....................................................................................................................1 1. Electrical Characteristics ...........................................................................................3 1.1 Absolute Maximum Ratings ............................................................................3 1.2 DC Electrical Characteristics ..........................................................................3 1.3 AC Electrical Characteristics ...........................................................................4 2. Pin Out ......................................................................................................................5 2.1 Pin Assignment ...............................................................................................5 2.2 Pin Descriptions ..............................................................................................5 2.3 Input/Output Circuits .......................................................................................6 3. Detailed Description ..................................................................................................7 3.1 Input Interfacing ..............................................................................................7 3.2 SD/HD .............................................................................................................7 3.3 Output Interfacing ...........................................................................................7 3.4 Output Return Loss Measurement ..................................................................9 3.5 Output Amplitude Adjustment .......................................................................10 4. Application Information............................................................................................11 4.1 PCB Layout ...................................................................................................11 4.2 Typical Application Cirucit .............................................................................11 5. Package Dimensions ..............................................................................................12 5.1 Ordering Information .....................................................................................12 6. Revision History ......................................................................................................13 16632 - 5 June 2005 2 of 13 GS1528 Data Sheet 1. Electrical Characteristics 1.1 Absolute Maximum Ratings TA = 25°C unless otherwise indicated Parameter Supply Voltage Input ESD Voltage Storage Temperature Range Input Voltage Range (any input) Operating Temperature Range Power Dissipation Lead Temperature (soldering, 10 sec) Value -0.5V to 3.6 VDC 500V -50°C < Ts < 125°C -0.3 to (VCC +0.3)V 0°C to 70°C 300mW 260°C CAUTION The GS1528 is sensitive to electrostatic discharge. Use extreme caution, observing all ESD-prevention practices, during handling and assembly. The SDI inputs of the GS1528 must be protected from electrostatic discharge and electrical overstress during the handling and operation of circuit assemblies 1.2 DC Electrical Characteristics Table 1-1: DC Electrical Characteristics VDD = 3.3V, TA = 0°C to 70°C, unless otherwise shown Parameter Supply Voltage Power Consumption Supply Current Output Voltage Input Voltage SD/HD Input Conditions Symbol VCC Min 3.135 – – – 1.6 + ΔVSDI/2 2.4 – Typ 3.3 160 48 VCC - VOUT – – – Max 3.465 – – – VCC - ΔVSDI/2 – 0.8 Units V mW mA – V V V Notes ±5% Test Levels 3 5 1 6 5 7 7 TA = 25°C TA = 25°C Common mode Common mode PD Ιs VCMOUT VCMIN VIH VIL 16632 - 5 June 2005 3 of 13 GS1528 Data Sheet 1.3 AC Electrical Characteristics Table 1-2: AC Electrical Characteristics VDD = 3.3V, TA = 0°C to 70°C, unless otherwise shown Parameter Serial input data rate Additive jitter Conditions Symbol DRSDO Min – – – Typ – 15 25 – – – – – – 800 Max 1.485 – – 220 800 30 30 8 – 850 Units Gb/s psp-p psp-p ps ps ps ps % dB mVp-p Notes 2 Test Levels 1 1 1 1.485Gb/s 270Mb/s Rise/Fall time SD/HD=0 SD/HD=1 tr, tf tr, tf tr, tf – 400 – – – 20% to 80% 20% to 80% 1 1 1 1 1 Mismatch in rise/fall time Duty cycle distortion Overshoot Output Return Loss Output Voltage Swing Single Ended into 75Ω external load RSET = 750Ω Input Voltage Swing TEST LEVELS Differential ORL VOUT 15 750 1 7 1 VSDI 300 – 2000 mVp-p 1 1. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges. 2. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges using correlated test. 3. Production test at room temperature and nominal supply voltage. 4. QA sample test. 5. Calculated result based on Level 1, 2, or 3. 6. Not tested. Guaranteed by design simulations. 7. Not tested. Based on characterization of nominal parts. 8. Not tested. Based on existing design/characterization data of similar product. 9. Indirect test. NOTES: 1. Tested on CB1528 board from 5MHz to 1.435GHz 2. The input coupling capacitor must be set accordingly for lower data rates. 16632 - 5 June 2005 4 of 13 GS1528 Data Sheet 2. Pin Out 2.1 Pin Assignment SDI SDI VEE RSET 1 2 3 4 8 7 6 5 SDO SDO SD/HD VCC GS1528 8 PIN SOIC TOP VIEW Figure 2-1: 8-Pin SOIC 2.2 Pin Descriptions Table 2-1: Pin Descriptions Pin Number 1,2 4 6 Name SDI, SDI RSET SD/HD Type PECL INPUT INPUT LOGIC INPUT Description Serial digital differential input. External output amplitude control resistor. Output slew rate control. When HIGH, the output will meet SMPTE259M rise/fall time specifications. When LOW, the serial outputs will meet SMPTE292M rise/fall time specifications. Serial digital differential output. Most negative power supply connection. Connect to GND. Most positive power supply connection. Connect to +3.3V. 7, 8 3 5 SDO, SDO VEE VCC OUTPUT POWER POWER 16632 - 5 June 2005 5 of 13 GS1528 Data Sheet 2.3 Input/Output Circuits VCC SDI SDI VCC 10k 5k 10k 10k Figure 2-2: Differential Input Stage (SDI/SDI) Vcc SDO SDO ΙREF Figure 2-3: Differential Output Stage (SDO/SDO) ΙREF derived using RSET VCC SD/HD On Chip Reference Figure 2-4: Slew Rate Select Input Stage (SD/HD) 16632 - 5 June 2005 6 of 13 GS1528 Data Sheet 3. Detailed Description 3.1 Input Interfacing SDI/SDI are high impedance differential inputs. (See Figure 2-1 1 for equivalent input circuit). Several conditions must be observed when interfacing to these inputs: 1. The differential input signal amplitude must be between 300 and 2000mVpp. 2. The common mode voltage range must be as specified in the Table 1-1: DC Electrical Characteristics. 3. For input trace lengths longer than approximately 1cm, the inputs should be terminated as shown in the Typical Application Circuit. The GS1528 inputs are self-biased, allowing for simple AC coupling to the device. For serial digital video, a minimum capacitor value of 4.7µF should be used to allow coupling of pathological test signals. A tantalum capacitor is recommended. 3.2 SD/HD The GS1528 SDO rise and fall times can be set to comply with both SMPTE 259M/344M and SMPTE 292M. For all SMPTE 259M standards, or any data rate that requires longer rise and fall time characteristics, the SD/HD pin must be set to a HIGH INPUT. For SMPTE 292M standards and signals which require faster rise and fall times, this pin should be set to a LOW INPUT. 3.3 Output Interfacing The GS1528 outputs are current mode, and will drive 800mV into a 75Ω load. These outputs are protected from accidental static damage with internal static protection diodes. The SMPTE 292M, SMPTE 344M and SMPTE 259M standards requires that the output of a cable driver have a source impedance of 75Ω and a return loss of at least 15dB between 5MHz and 1.485GHz. In order for an SDI output circuit using the GS1528 to meet this specification, the output circuit shown in the Typical Application Circuit is recommended. The value of LCOMP will vary depending on the PCB layout, with a typical value of 5.6nH (see the Application Information on page 11 in this data sheet for further details). A 4.7µF capacitor is used for AC coupling the output of the GS1528. This value is chosen to ensure that pathological signals can be coupled without a significant DC component occurring. 16632 - 5 June 2005 7 of 13 GS1528 Data Sheet Tek Stopped: 8110 Acquisitions Figure 3-1: Output signal for 270Mb/s input Tek Running: Normal Figure 3-2: Output signal for 1.485Gb/s input When measuring return loss at the GS1528 output, it is necessary to take the measurement for both a logic high and a logic low output condition. This is because the output protection diodes act as a varactor (voltage controlled capacitor) as shown in Figure 3-3. Consequently, the output capacitance of the GS1528 is dependent on the logic state of the output. 16632 - 5 June 2005 8 of 13 GS1528 Data Sheet GS1528 SDO SDO Figure 3-3: Static Protection Diodes 3.4 Output Return Loss Measurement To perform a practical return loss measurement, it is necessary to force the GS1528 output to a DC high or low condition. The actual measured return loss will be based on the outputs being static at VCC or VCC-1.6V. Under normal operating conditions the outputs of the GS1528 swing between VCC-0.4V and VCC-1.2V, so the measured value of return loss will not represent the actual operating return loss. A simple method of calculating the values of actual operating return loss is to interpolate the two return loss measurements. In this way, the values of return loss are estimated at VCC-0.4V and VCC-1.2V based on the measurements at VCC and VCC-1.6V. The two values of return loss (high and low) will typically differ by several decibels. If the measured return loss is RH for logic high and RL for logic low, then the two values can be interpolated as follows: RIH = RH- (RH-RL)/4 and RIL = RL+(RH-RL)/4 where RIH is the interpolated logic high value and RIL is the interpolated logic low value. For example, if RH = -18dB and RL = -14dB, then the interpolated values are RIH = -17dB and RIL = -15dB. 16632 - 5 June 2005 9 of 13 GS1528 Data Sheet 3.5 Output Amplitude Adjustment The output amplitude of the GS1528 can be adjusted by changing the value of the RSET resistor as shown in Figure 3-4 and Table 3-1: RSET vs VOD. For an 800mVp-p output with a nominal ±7% tolerance, a value of 750Ω is required. A ±1% SMT resistor should be used. 1100 OUTPUT SWING (mV) 1000 900 800 700 600 500 600 700 800 900 1000 RSET R (Ω) Figure 3-4: Output Amplitude Adjustment The RSET resistor is part of the high speed output circuit of the GS1528. The resistor should be placed as close as possible to the RSET pin. In addition, the PCB capacitance should be minimized at this node by removing the PCB groundplane beneath the RSET resistor and the RSET pin. Table 3-1: RSET vs VOD RSET R (Ω) 995 824 750 600 573 Output Swing 608 734 800 884 1040 NOTE: For reliable operation of the GS1528 over the full temperature range, do not use an RSET value below 573Ω. 16632 - 5 June 2005 10 of 13 GS1528 Data Sheet 4. Application Information 4.1 PCB Layout Special attention must be paid to component layout when designing serial digital interfaces for HDTV. An FR-4 dielectric can be used, however, controlled impedance transmission lines are required for PCB traces longer than approximately 1cm. Note the following PCB artwork features used to optimize performance: The PCB trace width for HD rate signals is closely matched to SMT component width to minimize reflections due to changes in trace impedance. The PCB groundplane is removed under the GS1528 output components to minimize parasitic capacitance. The PCB ground plane is removed under the GS1528 RSET pin and resistor to minimize parasitic capacitance. Input and output BNC connectors are surface mounted in-line to eliminate a transmission line stub caused by a BNC mounting via high speed traces which are curved to minimize impedance variations due to change of PCB trace width. 4.2 Typical Application Cirucit 5.6n 75 4u7 GS1528 49.9 10n DIFFERENTIAL DATA INPUT 49.9 1 2 3 SDI SDI VEE RSET VCC SDO SDO SD/HD 8 7 6 75 10n 75 75 5.6n * 4u7 VCC * BNC 4u7 BNC 4u7 VCC 4 5 * TYPICAL VALUE VARIES WITH LAYOUT VCC 750 10n SD/HD NOTE: All resistors in Ohms, capacitors in Farads, and inductors in Henrys, unless otherwise noted. 16632 - 5 June 2005 11 of 13 GS1528 Data Sheet 5. Package Dimensions 5.00 MAX. 0.49 MAX 1.91 MAX 1.27 MAX 8 5 0.25 4.0 MAX 6.20 MAX MAX 1 4 0.25 MAX = = = 0.60 MAX 3.81 ±0.05 3 spaces @ 1.27 ±0.05 8-pin SOIC All dimensions are in millimetres Figure 5-1: 8 Pin SOIC 5.1 Ordering Information Part Number GS1528-CKA GS1528-CTA GS1528-CKAE3 GS1528-CTAE3 Package 8 pin SOIC 8 pin SOIC Tape 8 pin SOIC 8 pin SOIC Tape Temperature 0°C to 70°C 0°C to 70°C 0°C to 70°C 0°C to 70°C Pb-Free and RoHS Compliant No No Yes Yes 16632 - 5 June 2005 12 of 13 GS1528 Data Sheet 6. Revision History Version 4 5 ECR 136566 137163 Date April 2005 June 2005 Changes and / or Modifications Updated ‘Green’ references to RoHS Compliant. Rephrased RoHS compliance statement. CAUTION ELECTROSTATIC SENSITIVE DEVICES DO NOT OPEN PACKAGES OR HANDLE EXCEPT AT A STATIC-FREE WORKSTATION DOCUMENT IDENTIFICATION DATA SHEET The product is in production. Gennum reserves the right to make changes to the product at any time without notice to improve reliability, function or design, in order to provide the best product possible. GENNUM CORPORATION Mailing Address: P.O. Box 489, Stn. A, Burlington, Ontario, Canada L7R 3Y3 Shipping Address: 970 Fraser Drive, Burlington, Ontario, Canada L7L 5P5 Tel. +1 (905) 632-2996 Fax. +1 (905) 632-5946 GENNUM JAPAN CORPORATION Shinjuku Green Tower Building 27F, 6-14-1, Nishi Shinjuku, Shinjuku-ku, Tokyo, 160-0023 Japan Tel. +81 (03) 3349-5501, Fax. +81 (03) 3349-5505 GENNUM UK LIMITED 25 Long Garden Walk, Farnham, Surrey, England GU9 7HX Tel. +44 (0)1252 747 000 Fax +44 (0)1252 726 523 Gennum Corporation assumes no liability for any errors or omissions in this document, or for the use of the circuits or devices described herein. The sale of the circuit or device described herein does not imply any patent license, and Gennum makes no representation that the circuit or device is free from patent infringement. GENNUM and the G logo are registered trademarks of Gennum Corporation. © Copyright 2002 Gennum Corporation. All rights reserved. Printed in Canada. www.gennum.com 16632 - 5 June 2005 13 13 of 13
GS1528-CKAE3 价格&库存

很抱歉,暂时无法提供与“GS1528-CKAE3”相匹配的价格&库存,您可以联系我们找货

免费人工找货