HMD4M32M8G-5

HANBit HMD4M32M8G 16Mbyte(4Mx32) Fast Page Mode, 2K/4K Refresh 72Pin SIMM Part No. HMD4M32M8G, HMD4M32M8AG GENERAL DESCRIPTION The HMD4M32M8G is a 4M x 32bit dynamic RAM high-density memory module. The module consists of eight CMOS 4M x 4bit DRAMs in 24-pin SOJ packages mounted on a 72-pin, double-sided, FR-4-printed circuit board. A 0.1 or 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM components. The module is a single In-line Memory Module with edge connections and is intended for mounting in to 72-pin edge connector sockets. All module components may be powered from a single 5V DC power supply and all inputs and outputs are TTL-compatible. FEATURES w Part Identification HMD4M32M8G- -2,048 Cycles/32ms Ref . Gold HMD4M32M8AG- 4,096 Cycles/64ms Ref . Gold w Access times : 50, 60ns w High-density 16MByte design w Single + 5V ±0.5V power supply w JEDEC standard pinout w FP(Fast Page) mode operation w TTL compatible inputs and outputs w FR4-PCB design PIN 1 2 3 4 5 6 7 8 9 10 11 Vss DQ0 DQ16 DQ1 DQ17 DQ2 DQ18 DQ3 DQ19 Vcc NC A0 A1 A2 A3 A4 A5 A6 A10 DQ4 DQ20 DQ5 DQ21 DQ6 PIN ASSIGNMENT SYMBOL PIN 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 SYMBOL DQ22 DQ7 DQ23 A7 A11 Vcc A8 A9 NC /RAS2 NC NC NC NC Vss /CAS0 /CAS2 /CAS3 /CAS1 /RAS0 NC NC /WE NC PIN 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 SYMBOL DQ8 DQ24 DQ9 DQ25 DQ10 DQ26 DQ11 DQ27 DQ12 DQ28 Vcc DQ29 DQ13 DQ30 DQ14 DQ31 DQ15 NC Vss PD2 PD3 PD4 NC Vss OPTIONS w Timing 50ns access 60ns access w Packages 72-pin SIMM MARKING -5 -6 M 12 13 14 15 16 17 18 19 PERFORMANCE RANGE Speed 5 6 tRAC 50ns 60ns tCAC 13ns 15ns tRC 90ns 110ns 20 21 22 23 24 PRESENCE DETECT PINS Pin PD1 PD2 PD3 PD4 URL: www.hbe.co.kr REV. 1.0(August. 2002) 50ns Vss NC Vss Vss 60ns Vss NC NC NC A0 – A11 : Address Input(4K Ref.) A0 – A10 : Address Input(2K Ref.) *Note : A11 is used for only HMD4M32M8AG HANBit Electronics Co.,Ltd. 1 HANBit FUNCTIONAL BLOCK DIAGRAM U1 DQ0 DQ1 DQ2 A0-A10(A11) DQ3 HMD4M32M8G /CAS0 /RAS0 CAS RAS OE W DQ0-DQ3 CAS RAS OE W U2 DQ0 DQ1 DQ2 A0-A10(A11) DQ3 DQ4-DQ7 /CAS1 CAS RAS OE W U4 DQ0 DQ1 DQ2 A0-A10(A11) DQ3 DQ8-DQ11 CAS RAS OE W U5 DQ0 DQ1 DQ2 A0-A10(A11) DQ3 DQ12-DQ15 /CAS2 /RAS2 CAS RAS OE W U6 DQ0 DQ1 DQ2 A0-A10(A11) DQ3 DQ16-DQ19 CAS RAS OE W U7 DQ0 DQ1 DQ2 A0-A10(A11) DQ3 DQ20-DQ23 /CAS3 CAS RAS OE W U8 DQ0 DQ1 DQ2 A0-A10(A11) DQ3 DQ24-DQ27 CAS RAS OE W U9 DQ0 DQ1 DQ2 A0-A10(A11) DQ3 DQ28-DQ31 /WE A0-A10(A11) Vcc Vss 0.1uFor0.22uFCapacitor foreachDRAM To all DRAMs URL: www.hbe.co.kr REV. 1.0(August. 2002) 2 HANBit Electronics Co.,Ltd. HANBit ABSOLUTE MAXIMUM RATINGS PARAMETER Voltage on Any Pin Relative to Vss Voltage on Vcc Supply Relative to Vss Power Dissipation Storage Temperature SYMBOL VIN ,OUT Vcc PD TSTG HMD4M32M8G RATING -1V to 7.0V -1V to 7.0V 8W -55oC to 150oC Short Circuit Output Current IOS 50mA w Permanent device damage may occur if " Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. RECOMMENDED DC OPERATING CONDITIONS ( Voltage reference to VSS, TA=0 to 70 o C ) PARAMETER Supply Voltage Ground Input High Voltage Input Low Voltage SYMBOL Vcc Vss VIH VIL MIN 4.5 0 2.4 -1.0 TYP 5.0 0 MAX 5.5 0 Vcc+1 0.8 UNIT V V V V DC AND OPERATING CHARACTERISTICS SYMBOL ICC1 ICC2 ICC3 -5 -6 -5 -6 SPEED -5 -6 MIN -5 -6 -40 -5 2.4 MAX 880 800 16 880 800 720 640 8 880 800 40 5 0.4 UNITS mA mA mA mA mA mA mA mA mA mA µA µA V V ICC4 ICC5 ICC6 Il(L) IO(L) VOH VOL ICC1 : Operating Current * (/RAS , /CAS , Address cycling @t RC=min.) ICC2 : Standby Current ( /RAS=/CAS=VIH ) ICC3 : /RAS Only Refresh Current * ( /CAS=V IH, /RAS, Address cycling @tRC=min ) ICC4 : Fast Page Mode Current * (/RAS=VIL, /CAS, Address cycling @tPC=min ) ICC5 : Standby Current (/RAS=/CAS=Vcc-0.2V ) ICC6 : /CAS-Before-/RAS Refresh Current * (/RAS and /CAS cycling @tRC=min ) URL: www.hbe.co.kr REV. 1.0(August. 2002) 3 HANBit Electronics Co.,Ltd. HANBit IIL : Input Leakage Current (Any input 0V ≤ VIN ≤ 6.5V, all other pins not under test = 0V) IOL : Output Leakage Current (Data out is disabled, 0V ≤ VOUT ≤ 5.5V VOH : Output High Voltage Level (IOH= -5mA ) VOL : Output Low Voltage Level (IOL = 4.2mA ) HMD4M32M8G * NOTE: ICC1, ICC3, ICC4 and ICC6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. ICC is specified as an average current. In ICC1 and ICC3, address cad be changed maximum once while /RAS=VIL. In ICC4, address can be changed maximum once within one page mode cycle. o CAPACITANCE ( TA=25 C, Vcc = 5V, f = 1Mz ) SYMBOL CIN1 C IN2 CIN3 CIN4 CDQ1 o DESCRIPTION Input Capacitance (A0-A10) Input Capacitance (/W) Input Capacitance (/RAS0,/RAS2) Input Capacitance (/CAS0-/CAS3) Input/Output Capacitance (DQ0-31) MIN - MAX 64 70 70 36 17 UNITS pF pF pF pF pF AC CHARACTERISTICS ( 0 C ≤ TA ≤ 70oC , Vcc = 5V±10%, See notes 1,2.) -5 -6 UNIT MIN MAX MIN 110 50 13 25 0 0 3 30 50 13 50 13 20 15 5 0 10 0 10 10K 37 25 10K 13 50 0 0 3 40 60 15 60 15 20 15 5 0 10 0 10 10K 45 30 10K 15 50 60 15 30 MAX ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns 90 STANDARD OPERATION Random read or write cycle time Access time from /RAS Access time from /CAS Access time from column address /CAS to output in Low-Z Output buffer turn-off delay Transition time (rise and fall) /RAS precharge time /RAS pulse width /RAS hold time /CAS hold time /CAS pulse width /RAS to /CAS delay time /RAS to column address delay time /CAS to /RAS precharge time Row address set-up time Row address hold time Column address set-up time Column address hold time SYMBOL tRC tRAC tCAC tAA tCLZ tOFF tT tRP tRAS tRSH tCSH tCAS tRCD tRAD tCRP tASR tRAH tASC tCAH URL: www.hbe.co.kr REV. 1.0(August. 2002) 4 HANBit Electronics Co.,Ltd. HANBit Column address hold referenced to /RAS Column Address to /RAS lead time Read command set-up time Read command hold referenced to /CAS Read command hold referenced to /RAS Write command hold time Write command hold referenced to /RAS Write command pulse width Write command to /RAS lead time Write command to /CAS lead time Data-in set-up time Data-in hold time Data-in hold referenced to /RAS Refresh period 2K Ref. Write command set-up time /CAS setup time (C-B-R refresh) /CAS hold time (C-B-R refresh) /RAS precharge to /CAS hold time Access time from /CAS precharge Fast page mode cycle time /CAS precharge time (Fast page) /RAS pulse width (Fast page ) /W to /RAS precharge time (C-B-R refresh) /W to /RAS hold time (C-B-R refresh) /CAS precharge(C-B-R counter test) NOTES tAR tRAL tRCS tRCH tRRH tWCH tWCR tWP tRWL tCWL tDS tDH tDHR tREF tWCS tCSR tCHR tRPC tCPA tPC tCP tRASP tWRP tWRH tCPT 35 10 50 10 10 20 200K 0 5 10 5 30 40 25 0 0 0 10 40 10 15 13 0 10 40 32 HMD4M32M8G 45 30 0 0 0 10 45 10 15 15 0 15 45 32 0 5 10 5 35 40 10 60 10 10 20 200K ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns 1.An initial pause of 200µs is required after power-up followed by any 8 /RAS-only or /CAS-before-/RAS refresh cycles before proper device operation is achieved. 2.VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) and are assumed to be 5ns for all inputs. 3.Measured with a load equivalent to 2TTL loads and 100pF 4.Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by t CAC. 5.Assumes that tRCD ≥ tRCD(max) 6. tAR, tWCR, tDHR are referenced to tRAD(max) 7.This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL. 8. tWCS, tRWD, tCWD and tAWD are non restrictive operating parameter. They are included in the data sheet as electrical characteristic only. If t WCS ≥ tWCS(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. URL: www.hbe.co.kr REV. 1.0(August. 2002) 5 HANBit Electronics Co.,Ltd. HANBit 9. Either tRCH or tRRH must be satisfied for a read cycle. HMD4M32M8G 10. These parameters are referenced to the /CAS leading edge in early write cycles and to the /W leading edge in readwrite cycles. 11. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit. then access time is controlled by tAA. TIMING DIAGRAM Please refer to attached timing diagram chart (I) PACKAGING INFORMATION SIMM Design ( Unit : mm) 0.25 mm MAX 2.54 mm MAX 1.27 Gold : 1.04±0.10 mm Solder:0.914±0.10mm 1.27±0.08 URL: www.hbe.co.kr REV. 1.0(August. 2002) 6 HANBit Electronics Co.,Ltd. HANBit HMD4M32M8G ORDERING INFORMATION Refresh Cycle 2,048 Cycles 32ms Ref. 4,096 Cycle 64ms Ref. 2,048 Cycles 32ms Ref. 4,096 Cycle 64ms Ref. Part Number Density Org. Package Vcc SPEED HMD4M32M8G-5 HMD4M32M8AG-5 HMD4M32M8G-6 HMD4M32M8AG-6 16MByte 16MByte 16MByte 16MByte 4MX 32bit 4MX 32bit 4MX 32bit 4MX 32bit 72 Pin-SIMM 72 Pin-SIMM 72 Pin-SIMM 72 Pin-SIMM 5.0V 5.0V 5.0V 5.0V 50ns 50ns 60ns 60ns URL: www.hbe.co.kr REV. 1.0(August. 2002) 7 HANBit Electronics Co.,Ltd.