CD74HC4094

Semiconductor CD74HC4094, CD74HCT4094 High Speed CMOS Logic 8-Stage Shift and Store Bus Register, Three-State Description The Harris CD74HC4094 and CD74HCT4094 are 8-stage serial shift registers having a storage latch associated with each stage for strobing data from the serial input to parallel buffered three-state outputs. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive clock transitions. The data in each shift register stage is transferred to the storage register when the Strobe input is high. Data in the storage register appears at the outputs whenever the Output-Enable signal is high. Two serial outputs are available for cascading a number of these devices. Data is available at the QS1 serial output terminal on positive clock edges to allow for high-speed operation in cascaded system in which the clock rise time is fast. The same serial information, available at the QS2 terminal on the next negative clock edge, provides a means for cascading these devices when the clock rise time is slow. November 1997 Features • Buffered Inputs [ /Title (CD74H C4094, CD74H CT4094 ) /Subject High peed MOS ogic 8- • Separate Serial Outputs Synchronous to Both Positive and Negative Clock Edges For Cascading • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . . -55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V • HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH Ordering Information PART NUMBER CD74HC4094E CD74HCT4094E CD74HC4094M TEMP. RANGE (oC) -55 to 125 -55 to 125 -55 to 125 -55 to 125 PACKAGE 16 Ld PDIP 16 Ld PDIP 16 Ld SOIC 16 Ld SOIC PKG. NO. E16.3 E16.3 M16.15 M16.15 Pinout CD74HC4094, CD74HCT4094 (PDIP, SOIC) TOP VIEW STROBE 1 DATA 2 CP 3 Q0 4 Q1 5 Q2 6 Q3 7 GND 8 16 VCC 15 OE 14 Q4 13 Q5 12 Q6 11 Q7 10 QS2 9 QS1 CD74HCT4094M NOTES: 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel. 2. Wafer or die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information. CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © Harris Corporation 1997 File Number 1779.1 1 CD74HC4094, CD74HCT4094 Functional Diagram 2 DATA CP 3 8-STAGE SHIFT REGISTER 9 QS1 10 QS2 1 STROBE 8-BIT STORAGE REGISTER 4 5 6 7 15 OE THREESTATE OUTPUT 14 13 12 11 Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 GND = 8 VCC = 16 TRUTH TABLE INPUTS CP ↑ ↓ ↑ ↑ ↑ ↓ NOTES: 3. H = High Voltage Level, L = Low Voltage Level, X = Don’t Care, NC = No charge, Z = High Impedance Off-state, ↑ = Transition from Low to High Level, ↓ = Transition from High to Low. 4. At the positive clock edge the information in the seventh register stage is transferred to the 8th register stage and QS1 output. OE L L H H H H STR X X L H H H D X X X L H H PARALLEL OUTPUTS Q0 Z Z NC L H NC Qn Z Z NC Qn -1 Qn -1 NC SERIAL OUTPUTS QS1 (NOTE 4) Q’6 NC Q’6 Q’6 Q’6 NC QS2 NC Q7 NC NC NC Q7 2 Logic Diagram D FFO CP CP FF1 FF2 FF3 FF4 FF5 FF6 FF7 Q 2 DATA 9 QS1 3 CP CP D L8 Q CP 1 STR CD74HC4094, CD74HCT4094 3 STR STR LO Q L1 L2 L3 L4 OE OE 4 Q0 5 Q1 6 Q2 7 Q3 10 QS2 L5 L6 L7 15 OE 14 Q4 13 Q5 12 Q6 11 Q7 CD74HC4094, CD74HCT4094 Absolute Maximum Ratings DC Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 7V DC Input Diode Current, IIK For VI < -0.5V or VI > VCC + 0.5V . . . . . . . . . . . . . . . . . . . . . .±20mA DC Output Diode Current, IOK For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . . ±20mA DC Output Source or Sink Current per Output Pin, IO For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . . ±25mA DC VCC or Ground Current, ICC . . . . . . . . . . . . . . . . . . . . . . . . . ±50mA Thermal Information Thermal Resistance (Typical, Note 5) θJA (oC/W) PDIP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90 SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160 Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 150oC Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC (SOIC - Lead Tips Only) Operating Conditions Temperature Range (TA) . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC Supply Voltage Range, VCC HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to VCC Input Rise and Fall Time 2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max) 4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max) 6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max) CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE: 5. θJA is measured with the component mounted on an evaluation PC board in free air. DC Electrical Specifications TEST CONDITIONS PARAMETER HC TYPES High Level Input Voltage VIH 2 4.5 6 Low Level Input Voltage VIL 2 4.5 6 High Level Output Voltage CMOS Loads High Level Output Voltage TTL Loads Low Level Output Voltage CMOS Loads Low Level Output Voltage TTL Loads Input Leakage Current Quiescent Device Current II ICC VCC or GND VCC or GND VOL VIH or VIL VOH VIH or VIL -0.02 -0.02 -0.02 -4 -5.2 0.02 0.02 0.02 4 5.2 0 2 4.5 6 4.5 6 2 4.5 6 4.5 6 6 6 1.5 3.15 4.2 1.9 4.4 5.9 3.98 5.48 0.5 1.35 1.8 0.1 0.1 0.1 0.26 0.26 ±0.1 8 1.5 3.15 4.2 1.9 4.4 5.9 3.84 5.34 0.5 1.35 1.8 0.1 0.1 0.1 0.33 0.33 ±1 80 1.5 3.15 4.2 1.9 4.4 5.9 3.7 5.2 0.5 1.35 1.8 0.1 0.1 0.1 0.4 0.4 ±1 160 V V V V V V V V V V V V V V V V V V µA µA SYMBOL VI (V) IO (mA) VCC (V) 25oC MIN TYP MAX -40oC TO 85oC -55oC TO 125oC MIN MAX MIN MAX UNITS 4 CD74HC4094, CD74HCT4094 DC Electrical Specifications (Continued) TEST CONDITIONS PARAMETER HCT TYPES High Level Input Voltage Low Level Input Voltage High Level Output Voltage CMOS Loads High Level Output Voltage TTL Loads Low Level Output Voltage CMOS Loads Low Level Output Voltage TTL Loads Input Leakage Current Quiescent Device Current Additional Quiescent Device Current Per Input Pin: 1 Unit Load II ICC ∆ICC (Note) VCC and GND VCC or GND VCC -2.1 VOL VIH or VIL VIH VIL VOH VIH or VIL -0.02 4.5 to 5.5 4.5 to 5.5 4.5 2 4.4 0.8 2 4.4 0.8 2 4.4 0.8 V V V SYMBOL VI (V) IO (mA) 25oC MIN TYP MAX -40oC TO 85oC -55oC TO 125oC MIN MAX MIN MAX UNITS VCC (V) -4 4.5 3.98 - - 3.84 - 3.7 - V 0.02 4.5 - - 0.1 - 0.1 - 0.1 V 4 4.5 - - 0.26 - 0.33 - 0.4 V 0 0 - 5.5 5.5 4.5 to 5.5 - 100 ±0.1 8 360 - ±1 80 450 - ±1 160 490 µA µA µA NOTE: For dual-supply systems theoretical worst case (VI = 2.4V, VCC = 5.5V) specification is 1.8mA. HCT Input Loading Table INPUT D CP, OE STR UNIT LOADS 0.4 1.5 1.0 NOTE: Unit Load is ∆ICC limit specified in DC Electrical Table, e.g., 360µA max at 25oC. Prerequisite for Switching Specifications 25oC CHARACTERISTIC HC TYPES CP Pulse Width tW 2 4.5 6 STR Pulse Width tWH 2 4.5 6 80 16 14 80 16 14 100 20 17 100 20 17 120 24 20 120 24 20 ns ns ns ns ns ns SYMBOL VCC (V) MIN MAX -40oC TO 85oC MIN MAX -55oC TO 125oC MIN MAX UNITS 5 CD74HC4094, CD74HCT4094 Prerequisite for Switching Specifications CHARACTERISTIC Data Set-up Time SYMBOL tSU VCC (V) 2 4.5 6 Data Hold Time tH 2 4.5 6 STR Set-up Time tSU 2 4.5 6 STR Hold Time tH 2 4.5 6 Maximum CP Frequency fCL (MAX) 2 4.5 6 HCT TYPES CP Pulse Width STR Pulse Width Data Set-up Time Data Hold Time STR Set-up Time STR Hold Time Maximum CP Frequency tW tWH tSU tH tSU tH fCL (MAX) 4.5 4.5 4.5 4.5 4.5 4.5 4.5 16 16 10 4 20 0 30 20 20 13 4 25 0 24 24 24 15 4 30 0 20 ns ns ns ns ns ns MHz (Continued) 25oC MIN 50 10 9 3 3 3 100 20 17 0 0 0 6 30 35 MAX -40oC TO 85oC MIN 65 13 11 3 3 3 125 25 21 0 0 0 5 24 28 MAX -55oC TO 125oC MIN 75 15 13 3 3 3 150 30 26 0 0 0 4 20 24 MAX UNITS ns ns ns ns ns ns ns ns ns ns ns ns MHz MHz MHz Switching Specifications Input tr, tf = 6ns PARAMETER HC TYPES Propagation Delay Time (Figure 1) CP to QS1 CL =15pF CL = 50pF CP to QS2 tPLH, tPHL CL = 50pF CL =15pF CL = 50pF CP to Qn tPLH, tPHL CL = 50pF TEST SYMBOL CONDITIONS tPLH, tPHL CL = 50pF VCC (V) 2 4.5 5 6 2 4.5 5 6 2 4.5 5 6 STR to Qn tPLH, tPHL CL = 50pF 2 4.5 6 25oC MIN TYP 12 11 16 MAX 150 30 26 135 27 23 195 39 33 180 36 31 -40oC TO 85oC -55oC TO 125oC MIN MAX 190 38 33 170 34 29 245 49 42 225 45 38 MIN MAX 225 45 38 205 41 35 295 59 50 270 54 46 UNITS ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns 6 CD74HC4094, CD74HCT4094 Switching Specifications Input tr, tf = 6ns PARAMETER Output Enable to Qn (Continued) VCC (V) 2 4.5 6 Output Disable to Qn tPHZ, tPLZ CL = 50pF 2 4.5 6 Output Transition Time tTLH, tTHL CL = 50pF 2 4.5 6 Output Disabling Time Maximum CP Frequency Input Capacitance Power Dissipation Capacitance (Notes 6, 7) Three-State Output Capacitance HCT TYPES Propagation Delay Time (Figure 1) CP to QS1 CP to QS2 CP to Qn STR to Qn Output Enable to Qn Output Disable to Qn Output Transition Time Output Disabling Time Maximum CP Frequency Input Capacitance Power Dissipation Capacitance (Notes 6, 7) Three-State Output Capacitance NOTES: 6. CPD is used to determine the dynamic power consumption, per register. 7. PD = VCC2 fi (CPD + CL) where fi = Input Frequency, CL = Output Load Capacitance, VCC = Supply Voltage. tPLH, tPHL tPLH, tPHL tPLH, tPHL tPHZ, tPLZ CL =15pF fMAX CIN CPD CO CL =15pF CL = 50pF CL =15pF CL = 50pF 5 5 5 25oC MIN TYP 10 60 90 MAX 175 35 30 125 25 21 75 15 13 10 15 -40oC TO 85oC -55oC TO 125oC MIN MAX 220 44 37 155 31 26 95 19 16 10 15 MIN MAX 265 53 45 190 38 32 110 22 19 10 15 UNITS ns ns ns ns ns ns ns ns ns ns MHz pF pF pF TEST SYMBOL CONDITIONS tPZH, tPZL CL = 50pF tPLH, tPHL CL = 50pF CL =15pF CL = 50pF CL =15pF CL = 50pF CL =15pF CL = 50pF 4.5 5 4.5 5 4.5 5 4.5 4.5 4.5 4.5 5 5 5 - - 16 15 18 14 60 110 - 39 36 43 39 35 35 15 10 15 - 10 15 - 10 15 ns ns ns ns ns ns ns ns ns ns ns MHz pF pF pF tPZH, tPZL CL = 50pF tPHZ, tPLZ CL = 50pF tTLH, tTHL CL = 50pF tPHZ, tPLZ CL =15pF fMAX CIN CPD CO CL =15pF CL = 50pF CL =15pF CL = 50pF 7 CD74HC4094, CD74HCT4094 Test Circuits and Waveforms 6ns 6ns 90% VS 10% CLOCK tSU tH tW tW INPUT LEVEL VS GND INPUT LEVEL SERIAL IN tPLH VS Qn, QS1 tPLH VS QS2 tPHL GND VOH VOL tPHL VOH VOL FIGURE 1. DATA PROPAGATION DELAYS, SET-UP AND HOLD TIMES INPUT LEVEL SERIAL IN GND tSU CLOCK VS tW STROBE tPLH, tPHL Qn VS VOL VS VOL VOH tH VS GND VOH INPUT LEVEL tPLZ OUTPUT LOW TO OFF tPHZ OUTPUT HIGH TO OFF OUTPUTS CONNECTED 90% OUTPUTS DISCONNECTED 10% tPZH VS OUTPUTS CONNECTED tr = 6ns OE VS tf = 6ns 90% 10% tPZL VS FIGURE 2. STROBE PROPAGATION DELAYS AND SET-UP AND HOLD TIMES FIGURE 3. ENABLE AND DISABLE TIMES 8